

Available online at www.sciencedirect.com





Microelectronic Engineering 85 (2008) 365-370

www.elsevier.com/locate/mee

# The frequency and voltage dependent electrical characteristics of Al–TiW–Pd<sub>2</sub>Si/n-Si structure using I-V, C-V and $G/\omega-V$ measurements

İ.M. Afandiyeva <sup>a</sup>, İ. Dökme <sup>b,\*</sup>, Ş. Altındal <sup>c,\*</sup>, L.K. Abdullayeva <sup>a</sup>, Sh.G. Askerov <sup>a</sup>

<sup>a</sup> Bakü State University, Institute of Physics Problems, AZ 1148 Baku, Azerbaijan

<sup>b</sup> Science Education Department, Faculty of Education, Ahi Evran University, Kırşehir, Turkey <sup>c</sup> Physics Department, Faculty of Arts and Sciences, Gazi University, 06500 Teknikokullar, Ankara, Turkey

Received 9 April 2007; received in revised form 22 June 2007; accepted 18 July 2007 Available online 27 July 2007

#### Abstract

The forward and reverse bias capacitance–voltage (C-V) and conductance–voltage (G/w-V) characteristics of Al–TiW–Pd<sub>2</sub>Si/n-Si structures have been investigated over a wide frequency range of 5 kHz–5 MHz. These measurements allow to us the determination of the interface states density  $(N_{ss})$  and series resistance  $(R_s)$  distribution profile. The effect of  $R_s$  on C and G is found noticeable at high frequencies. The C-V-f and G/w-V-f characteristics of studied structures show fairly large frequency dispersion especially at low frequencies due to  $N_{ss}$  in equilibrium with the semiconductor. The  $N_{ss}$  profile was obtained both forward bias current–voltage (I-V) characteristics by using into account the bias dependent of the ideality factor and effective barrier height ( $\Phi_e$ ) and low frequency ( $C_{LF}$ )–high frequency ( $C_{HF}$ ) method. The plot of series resistance vs. voltage for the low frequencies gives a peak, decreasing with increasing frequencies. The frequency dependent C-V and G/w-V characteristics confirm that the  $R_s$  and  $N_{ss}$  of the Al–TiW–Pd<sub>2</sub>Si/n-Si structures are important parameters that strongly influence the electric parameters in device.

PACS: 73.30.+y; 73.40.Qv; 73.40.Ns

Keywords: MS structure; Frequency dependent; Interface states; Series resistance; Pd<sub>2</sub>Si/n-Si contacts

### 1. Introduction

The formation process of silicide compounds between metal and semiconductor is of interest because of the potential electronic devices applications and the need for basic understanding of the properties of metal-semiconductor (MS) interfaces. Knowledge of the electrical characteristics of the silicide at the interfaces is important for understanding the formation of Schottky barriers and interface states between silicide and Si interfaces. Aluminum and platinum silicide have most widely used small area metallic contacts on Si substrate [1–4]. Palladium silicide (Pd<sub>2</sub>Si) offers a useful alternative to Al–PtSi as a contact material. Pd<sub>2</sub>Si/Si contacts are similar in electrical behavior to PtSi/Si contacts, but can be fabricated at much lower temperatures. PtSi contacts suffer from a number of processing difficulties associated with the Pt because of its high melting temperature. The idea of using palladium silicide contacts on Si substrate is not new. However there is a little experimental information in the literature about them.

The interface properties, frequency and voltage dependent some electrical parameters such as interface states and series resistances obtained from current-voltage (I-V) and admittance-voltage (C-V and G/w-V) characteristics of metal-semiconductor structures (MSs) have been subject of both experimental and theoretical studies in the past decades [4–20]. Usually, the forward bias current-voltage (I-V) characteristics are linear in the semi-logarithmic scale at low voltages but deviate considerably from linearity due to the effect of device parameters, such as the  $R_s$  and  $N_{ss}$  when the applied voltage is sufficiently

<sup>\*</sup> Corresponding authors. Tel.: +90 312 2126030 (§. Altındal). *E-mail address:* altundal@gazi.edu.tr (§. Altındal).

<sup>0167-9317/\$ -</sup> see front matter @ 2007 Elsevier B.V. All rights reserved. doi:10.1016/j.mee.2007.07.010

large [21,22]. Due to the technological importance of MSs, a full understanding of the nature of their electrical characteristics is of great interest. A complete description of  $R_s$ and  $N_{ss}$  effect on I-V, C-V and G/w-V characteristics of MS and metal-insulator-semiconductor (MIS) type structures is still a challenging problem [23-26]. The values of I, C and G depend on various parameters, such as density of interface states, series resistance, insulator layer thickness and barrier height formation and preparation of devices. Among them,  $N_{ss}$ ,  $R_s$  and insulator layer at M/S interface significantly can alter the device I-V, C-V and G/w-V characteristics from their ideal behavior and make the measured C and G strongly frequency dependent especially at low and intermediate frequencies in the depletion and accumulation region. The interface states can easily follow the ac signal, at low frequencies and yield an excess capacitance, which depends on the relaxation time of the interface states and the frequency of ac signal. In contrary, at high frequencies the charges at the surface states cannot follow an ac signal. These interface states usually lead to a bias shift and frequency dispersion of the capacitance-voltage (C-V) and conductance-voltage (G/w-V) curves [23]. Therefore, it is important to include the effect of the frequency and examine detail the frequency dispersion of capacitance and conductance characteristic. Also the analysis of the C-V and G/w-V characteristics of these devices obtained only at one frequency does not give detailed information about the electrical characteristics.

MS and MIS structures formed by depositing various metals on the Si have been studied over a wide frequency and temperature ranges [7,14]. However, only a few reports exist on palladium silicide based diodes [24–26]. Chin et al. [24] studied Pd<sub>2</sub>Si SBDs on n-type Si at 300 K and p-type Si at 80 K only. Chand and Kumar [26] investigated various aspects of Pd<sub>2</sub>Si/p-Si Schottky diodes in the temperature range of 60–200 K.

The aim of this study is to investigate experimentally the frequency dependence of the forward and reverse bias C-Vand G/w-V characteristics of Al-TiW-Pd<sub>2</sub>Si/n-Si structures by considering the  $R_{\rm s}$  and  $N_{\rm ss}$  effect. Therefore, in this study the frequency dependent of the forward and reverse bias C-V and G/w-V measurements of Pd<sub>2</sub>Si/n-Si (111) (MS) structures have been carried out in over a wide frequency and bias voltage range from 5 kHz to 5000 kHz and from -4 V to 10 V, respectively. To determine accurate values of R<sub>s</sub> and N<sub>ss</sub> of the Al-TiW-Pd<sub>2</sub>Si/n-Si structures, we have applied the method by Nicollian and Brews [7]. Also, the  $N_{\rm ss}$  distribution profile of MS structure as a function of  $E_{c}-E_{ss}$  was obtained from the forward bias I-V data. Experimental results show that both  $N_{ss}$  and  $R_{s}$ are important parameters that influence the electrical characteristics of MS structures.

## 2. Experimental procedure

The Al–TiW–Pd<sub>2</sub>Si/n-Si structures were fabricated on 2 in. diameter n-type (P doped) single crystal silicon wafer

with (111) surface orientation, 0.7- $\Omega$  cm resistivity and 3.5 µm thickness. The pattern of these structures were fabricated by lift-off of litho-graphically system, defined as photo-resist, and annealed at 500 °C for 1 min in flowing dry nitrogen (N<sub>2</sub>) ambient in a rapid thermal annealing furnace. Thus produced chip contains 14 Al–TiW–Pd<sub>2</sub>Si/n-Si structures with the areas of changing  $1 \times 10^{-6}$  cm<sup>2</sup> to  $14 \times 10^{-6}$  cm<sup>2</sup>. Only the results of diode with the area of  $8 \times 10^{-6}$  cm<sup>2</sup> are presented in this paper.

For the fabrication process the Si wafer first was cleaned in a mix of a peroxide-ammoniac solution in 10 min and subsequent quenched in de-ionized water of resistivity of 18 M $\Omega$  cm for a prolonged time. After the cleaning process, high purity (99.999%) Al with a thickness of about 2000 Å were thermally evaporated onto whole back side of Si wafer at a pressure about 10<sup>-6</sup> Torr in high vacuum system. The ohmic contacts were formed by annealing them for a few minutes at 450 °C. To fabricate Pd<sub>2</sub>Si–nSi layer, palladium was deposited on Si wafer by using thermal evaporation method until the thickness of Pd<sub>2</sub>Si film was about 0.6 µm, subsequently annealed at 573 K for 15 min.

To form the metal electrodes (rectifier and ohmic contacts), traditionally Al dot could have been formed on Pd<sub>2</sub>Si–nSi structure. But Al has high diffusion ability and it can lead to degrade contact's quality. Therefore in this work, to prevent the disadvantage of Al diffusion to n-Si, the TiW alloy played the role of the diffusion barrier between Pd<sub>2</sub>Si, and Al was deposited on Pd<sub>2</sub>Si–nSi layer. For this process, the sandwiched structure Al- $Ti_{10}W_{90}$ was deposited by the magnetron sputtering method at temperature of 420 °C in vacuum system 'Oratoria-5' and then annealed at temperature of 500 °C in nitrogen atmosphere  $(N_2)$  for 20 min. Prior to the deposition, vacuum and target conditions were performed. Taking into account the dispersion factor of Ti and W, the compound target (Ti 10%, W 90%) were made. The deposition chamber was pumped down to the ultimate vacuum and repeatedly charged with argon and pumped down in order to minimize the residual gas components. The alloy compound target film was bombarded by Ar<sup>+</sup> ions with high energy at room temperature until the thickness of Ti<sub>10</sub>W<sub>90</sub> film on Pd<sub>2</sub>Si-nSi substrate was about 0.2 µm. The base pressure during the ion bombardments was about  $10^{-6}$  Torr. Al was also deposited onto TiW-Pd<sub>2</sub>Si/n-Si structure by the same method until the thickness of Al film on  $Ti_{10}W_{90}$ -Pd<sub>2</sub>Si-nSi layer was about 1 µm.

The current–voltage (*I–V*) measurements were performed by the use of a Keithley 220 programmable constant current source and a Keithley 614 electrometer at room temperature. The *C–V* and  $G/\omega$ –*V* measurements were performed in the frequency range of 5 kHz–5 MHz by using a HP 4192A LF impedance analyzer and small sinusoidal test signal of 20 mV<sub>p–p</sub> from the external pulse generator is applied to the sample in order to meet the requirement [7]. All measurements were carried out with the help of a microcomputer through an IEEE-488 ac/dc converter card.

#### 3. Results and discussion

When a MS contact with series resistance  $R_s$  is considered, the current through a barrier can be given by the following relationship [21,22]

$$I = I_0 \exp\left(\frac{q(V - IR_s)}{nkT}\right) \left[1 - \exp\left(\frac{-q(V - IR_s)}{kT}\right)\right] \qquad (1a)$$

where  $I_0$  is the reverse saturation current and is equal to

$$I_0 = AA^*T^2 \exp\left(-\frac{q\Phi_{B_0}}{kT}\right) \tag{1b}$$

where A is the rectifier contact area,  $A^*$  is the effective Richardson constant and it is taken as  $120 \text{ A/cm}^2 \text{ K}^2$  for n-type Si [22], k is the Boltzmann constant,  $\Phi_{B_0}$  is the zero-bias barrier height and T is the temperature in K. Fig. 1. shows the semi-logarithmic I-V characteristics of the Al–TiW–Pd<sub>2</sub>Si/n-Si structure, measured at room temperature. The values of  $I_0$  were obtained by extrapolating the linear region of the ln I-V curve to zero applied voltage and the  $\Phi_{B_0}$  value was calculated Eq. (1b). The values of ideality factor n and zero bias barrier height  $\Phi_{B_0}$  obtained are 2.8 and 0.653 eV, respectively, at room temperature. The value of  $\Phi_{B_0}$  is in good agreement with value of obtained by Kircher [1] and Studer [3] for Pd<sub>2</sub>Si/Si diodes.

When preparing the sample to prevent the disadvantage of Al diffusion to nSi, the TiW alloy was deposited on Pd<sub>2</sub>Si–nSi layer. But as shown in Fig. 1 the value of forward current ratio to reverse current is about 6 at  $\pm 1.5$  V. That is to say the rectifying ratio is lower than expected value and the value of ideality factor is greater than unity. These results can be originated from the interfacial insulator layer formation at interface and particular



Fig. 1. The forward and reverse bias I-V characteristics of the of Al-TiW-Pd<sub>2</sub>Si/n-Si structure at room temperature.

distribution of interface states. The voltage dependent of ideality factor and effective barrier height ( $\Phi_e$ ) are calculated from the forward bias  $\ln(I)-V$  plot and can be written following equations, respectively [15]

$$n(V) = \frac{q}{kT} \left[ \frac{(V - IR_{\rm s})}{\ln(I/I_0)} \right] = 1 + \frac{\delta}{\varepsilon_{\rm i}} \left[ \frac{\varepsilon_{\rm s}}{W_{\rm D}} + qN_{\rm ss}(V) \right]$$
(2)

$$\Phi_{\rm e} = \Phi_{\rm B_0} + \beta (V - IR_{\rm s}) = \Phi_{\rm B_0} + \left(1 - \frac{1}{n(V)}\right) (V - IR_{\rm s}) \quad (3)$$

where  $\beta$  is the voltage coefficient of the effective barrier height  $\Phi_e$ . The expression of Eq. (2) is identical to Eq. (18) of Card and Rhoderick [5] and the expression for the interface state density is reduced to

$$N_{\rm ss}(V) = \frac{1}{q} \left[ \frac{\varepsilon_{\rm i}}{\delta} (n(V) - 1) - \frac{\varepsilon_{\rm s}}{W_{\rm D}} \right] \tag{4}$$

where  $\delta$  is the thickness of interfacial insulator layer,  $W_{\rm D}$  is the width of the space charge region,  $\varepsilon_{\rm i}$  and  $\varepsilon_{\rm s}$  are the permittivity of the interfacial insulator layer and the semiconductor, respectively. Furthermore in n-type semiconductors, the energy of interface states  $N_{\rm ss}$  with respect to the bottom of conduction band  $E_{\rm c}$  at the surface of the semiconductor can be obtained according to Refs. [21,22].

The natural interfacial layer thickness  $\delta$  was obtained from high frequency (1 MHz) C-V characteristics using the equation for insulator layer capacitance ( $C_{\text{ox}} = \varepsilon_i \varepsilon_0 A/\delta$ ), where  $\varepsilon_i = 3.8\varepsilon_0$  [6,22]. The W<sub>D</sub> was also calculated C-V characteristic at 1 MHz using the equation for the width of the space charge region (W<sub>D</sub> =  $[2\varepsilon_s\varepsilon_0 V_d/qN_D]^{1/2}$ ), where  $\varepsilon_s = 11.8\varepsilon_0$  [7,21,22] and  $V_d$  is the diffusion potential. Furthermore, in n-type semiconductors, the energy of the interface states  $E_{ss}$  with respect to the bottom of the conduction band at the surface of semiconductor is given by

$$E_{\rm c} - E_{\rm ss} = q(\Phi_{\rm e} - V) \tag{5}$$

Substituting in Eq.(4) the values of the voltage dependence of n (V),  $\delta = 3.81$  Å,  $\varepsilon_i = 3.8\varepsilon_0$ ,  $W_D = 0.385 \,\mu\text{m}$ ,  $\varepsilon_s = 11.8.4\varepsilon_0$  [7,22], the  $N_{ss}$  profile was obtained as a function of ( $E_c E_{ss}$ ) and are given in Fig. 2. As shown in Fig. 2, the exponential growth of the  $N_{ss}$  from midgap towards the bottom of conduction band is very apparent. The density distribution curve of the interface states is in the range ( $E_c - 0.54$ ) to ( $E_c - 0.64$ ) eV.

Fig. 3 shows the experimental measurement capacitance  $(C_{\rm m})$  and conductance  $(G_{\rm m}/w)$  of Al–TiW–Pd<sub>2</sub>Si/n-Si structure in the frequency range from 5 kHz to 5 MHz with a small ac signal of 20 mV<sub>rms</sub> peak to peak amplitude at room temperature. The values of  $C_{\rm m}$  and G/w vary from the strong inversion region (-4 V) to the strong accumulation region (10 V). Fig 3a and b show that the rapid decreasing of both  $C_{\rm m}$  and  $G_{\rm m}/w$  with frequency, respectively at the positive biases. These changes occur especially at the low-frequencies and depletion region while the high-frequency capacitance and conductance remain almost constant. In other words, in the high frequency, the  $N_{\rm ss}$ 



Fig. 2. The energy distribution profile of the  $N_{\rm ss}$  with obtained from the forward bias I-V characteristics of the Al–TiW–Pd<sub>2</sub>Si/n-Si structure at room temperature.

cannot follow the ac signal and consequently do not contribute appreciably to the Al–TiW–Pd<sub>2</sub>Si/n-Si structure capacitance.

As a result, we can say that in the low frequencies  $N_{\rm ss}$  can follow the ac signal and yield an excess capacitance and conductance, which depends on the frequency. But at the efficiently high frequencies (f > 100 kHz), the interface states cannot follow the ac signal. In addition the values of conductance give peaks at low frequencies and this anomalous peak has a tendency to disappear at high frequencies. Such behavior indicates that there are various kinds of interface states with different life times and they can follow an ac signal at low frequency, but cannot follow at high frequencies.

In recent years, several methods have been suggested to determine the series resistance of MS, MIS and MOS structures [7,27,28]. According to a method presented by Nicollian and Brews [7], the real series resistance of the MS and MIS structures can be calculated from the  $C_{\rm m}$  and  $G_{\rm m}$  in strong accumulation region at high frequencies ( $f \ge 1$  MHz) [2] as

$$R_{\rm s} = G_{\rm ma} (G_{\rm ma}^2 + (\omega C_{\rm ma})^2)^{-1} \tag{6}$$

In this study, the frequency and voltage dependent series resistance profile of Al–TiW–Pd<sub>2</sub>Si/n-Si structures subtracted from the measurement capacitance  $C_m-V$  and  $G_m/w-V$  data at each frequency by using admittance technique [7]. In addition, the voltage and frequency dependence of the  $R_s$  can be obtained from the measurements of  $C_m-V-f$  and  $G_m/w-V-f$  curves for any voltage. The values of  $R_s$  were calculated according to Eq. (6) and are shown in Fig. 4 for various frequencies. These very significant values demanded that special attention be given to effects of the series resistance in the application of the



Fig. 3. (a) The measured capacitance C(V, f) and (b) conductance G/w(V, f) for Al–TiW–Pd<sub>2</sub>Si/n-Si structure at room temperature.

admittance-based measured methods (C-V and G/w-V). As seen in Fig. 4, the series resistance gives a peak between about 0–1 V depending on frequency and disappears at sufficiently high frequencies.

From Fig. 4 it is clearly seen that the series resistance is dependent both frequency and voltage and changes from region to region. These behaviors considered that the trap charges have enough energy to escape from the traps located at metal/semiconductor interface in the Si band gap. Also the obtained  $R_s$ -f at various forward biases is given Fig. 5. It is clear seen in Fig. 5, that the  $R_s$  is independent of voltage at sufficiently high frequency ( $f \ge 1$  MHz).

In order to clarify the observed behavior of  $C_{\rm m}$  and  $G_{\rm m}/w$  in Fig. 3a and b, we have measured the  $C_{\rm m}$  and  $G_{\rm m}/w$  of Al–TiW–Pd<sub>2</sub>Si/n-Si structure as a function of frequency at the fix gate voltage (Fig. 6). From this figure, it is visible that the changes of the  $C_{\rm m}$  and  $G_{\rm m}/w$  take place over a wide frequency range. The conductance peaks, of which the frequency position depends on the gate voltage, occur



Fig. 4. The  $R_s-V$  plots at various frequencies for Al–TiW–Pd<sub>2</sub>Si/n-Si structure at room temperature.



Fig. 5. The variation of  $R_s$  as a function of frequency for Al–TiW–Pd<sub>2</sub>Si/ n-Si structure at room temperature.

and the capacitance dispersion exists in frequency range where  $G_{\rm m}/w$  maxima are observed. The results indicate the presence of the low frequency dispersion of the capacitance and conductance for the investigated structure. Such frequency dependence are observed in the literature [13– 15,29–31].

According to high-low frequency capacitance method, the interface states density  $N_{ss}$  can be extracted from its capacitance contribution to the measured C-V curve [7,32]. In the equivalent circuit of the structure, the insulator capacitance  $C_{ox}$  is in series with the parallel combination of the interface state capacitance  $C_{ss}$  and the space charge capacitance  $C_{sc}$ . Because  $N_{ss}$  do not follow high frequencies in inversion and depletion region, the measured high frequency capacitance ( $C_{HF}$ ) in this region do not contain interface states capacitance. The interface state capacitance can be determined by subtracting the depletion layer capacitance from the depletion layer capacitance in parallel with interface states capacitance. Thus the density of interface state profile is calculated from Eq. (7) and given in Fig. 7.



Fig. 6. The frequency dependence of (a) the  $C(V_G)$ -f and (b)  $G/\omega(V_G)$ -f characteristics of the Al-TiW-Pd<sub>2</sub>Si/n-Si structure at room temperature.



Fig. 7. The energy distribution profile of the  $N_{\rm ss}$  obtained from high-low frequency capacitance technique for Al–TiW–Pd<sub>2</sub>Si/n-Si structure at room temperature.

$$qAN_{\rm ss} = C_{\rm SS} = \left[\frac{1}{C_{\rm LF}} - \frac{1}{C_{\rm ox}}\right]^{-1} - \left[\frac{1}{C_{\rm HF}} - \frac{1}{C_{\rm ox}}\right]^{-1}$$
 (7)

where A is the area of rectifier contact and q is the electronic charge. The values of  $N_{\rm ss}$  are of order about  $10^{14} \,{\rm eV}^{-1} \,{\rm cm}^{-2}$ , which is high enough to pin Fermi level of the Si substrate surface [33]. Despite the fact that it is seemed the disagreement in the  $N_{\rm ss}$  profile between Figs. 2 and 7, there is a good agreement in  $N_{\rm ss}$  especially at low voltage region (0–1.5 V).

#### 4. Conclusion

The forward and reverse bias (C-V-f) and (G/w-V-f)characteristics of the Al-TiW-Pd<sub>2</sub>Si/n-Si diodes carried out at room temperature. The C-V and G/w-V curves of the investigated structure at various biases between -4 V and 10 V show additional response which is independent of bias at high frequencies. The other explanation of the better response at lower frequencies may be due to balanced communication of interface traps with the valance and conduction bands of the Si substrate. This response is attributed to the surface states can easily follow the ac signal at low frequencies and yield an excess capacitance, which depends on the relaxation time of the surface states and the frequency of ac signal. The series resistance profile of Al-TiW-Pd<sub>2</sub>Si/n-Si diode has been obtained from admittance measurements. The density of  $N_{\rm ss}$  distribution profiles as a function of energy  $(E_{\rm c}-E_{\rm ss})$ obtained from the I-V data by taking into account the bias dependence of the *n* and  $\Phi_{\rm e}$ . The  $N_{\rm ss}$  show an exponential growth from midgap towards the bottom of the conductance band  $E_{\rm c}$ . It can be concluded that the values of  $R_{\rm s}$  are significant only in the downward curvature of the forward bias I-V and C-V characteristics at high bias voltage, but the values of  $N_{\rm ss}$  are significant in both the low and high bias voltages. In conclusion, the ignoring the interface state density  $(N_{ss})$  and series resistance  $(R_s)$ of device can lead to significant errors in the capacitance-voltage (C-V) and conductance-voltage (G/w-V)characteristics.

## References

- [1] C.J. Kircher, Solid-State Electron. 14 (1971) 507.
- [2] D. Dwivedi, R. Dwivedi, S.K. Srivastava, Microelectron. J. 29 (1998) 445.
- [3] B. Studer, Solid-State Electron. 23 (1980) 1181.
- [4] P.S. Ho, G.W. Rubloff, J.E. Lewis, V.L. Moruzzi, A.R. Williams, Phys. Rev. B 22 (1980) 4784.
- [5] H.C. Card, E.H. Rhoderick, J. Phys. D 4 (1971) 1589.
- [6] B. Akkal, Z. Benamara, B. Gruzza, L. Bideux, Vacuum 57 (2000) 219.
- [7] E.H. Nicollian, J.R. Brews, MOS Physics and Technology, Wiley, New York, 1982.
- [8] Z. Ouennoughi, Phys. Stat. Sol. (a) 160 (1967) 127.
- [9] J. Szatkowski, K. Sieranski, Solid-State Electron. 35 (1992) 1013.
- [10] K.K. Hung, Y.C. Cheng, J. Appl. Phys. 62 (1987) 4204.
- [11] İ. Yücedağ, Ş. Altındal, A. Tataroğlu, Microelectron. Eng. 84 (2006) 180.
- [12] I. Dökme, Ş. Altındal, Physica B: Condens. Matter 391 (2007) 59.
- [13] A. Tataroğlu, Ş. Altındal, M.M. Bülbül, Microelectron. Eng. 81 (2005) 140.
- [14] M.M. Bülbül, S. Zeyrek, Microelectron. Eng. 83 (2006) 2522.
- [15] H. Kanbur, Ş. Altındal, A. Tataroğlu, Appl. Surf. Sci. 252 (2005) 1732.
- [16] M.C. Petty, Solid-State Electron. 29 (1986) 89.
- [17] M. Çakar, N. Yıldırım, H. Doğan, A. Türüt, Appl. Surf. Sci. 253 (2007) 3464.
- [18] Jun-Rui Huang, Wei-Chou Hsu, Huey-Ing Chen, Wen-Chau Liu, Sens. Actuators B 123 (2007) 1040.
- [19] S. Chand, J. Kumar, Semicond. Sci. Technol. 11 (1996) 1203.
- [20] S. Chand, J. Kumar, Appl. Phys. A 63 (1996) 171.
- [21] E.H. Rhoderick, R.H. Williams, Metal–Semiconductor Contacts, second ed., Clarendon Press, Oxford, 1978.
- [22] S.M. Sze, Physics of Semiconductor Devices, second ed., Wiley, New York, 1981.
- [23] S. Kar, W.E. Dahlke, Solid State Electron. 15 (1972) 221.
- [24] V.W.L. Chin, J.W.V. Storey, M.A. Green, Solid State Electron. 34 (1991) 215.
- [25] J.H. Werner, H.H. Gattler, J. Appl. Phys. 73 (1993) 1315.
- [26] S. Chand, J. Kumar, Semicond. Sci. Technol. 10 (1995) 1680.
- [27] H. Norde, J. Appl. Phys. 50 (1979) 5052.
- [28] S.K. Cheung, N.W. Cheung, Apply. Phys. Lett. 49 (1986) 85.
- [29] J. Domaradzki, K. Nitsch, Thin Solid. Films 515 (2007) 3745.
- [30] S. Kochowski, K. Nitsch, B. Paszkiewicz, R. Paszkiewicz, M. Szydlowski, Appl. Surf. Sci. 235 (2004) 389.
- [31] S. Kochowski, K. Nitsch, B. Paszkiewicz, R. Paszkiewicz, Thin Solid Films 444 (2003) 208.
  - [32] R. Castange, A. Vapaille, Surf. Sci. 28 (1971) 157.
  - [33] N. Konofaos, Microelectron. J. 35 (2004) 421.