# **Investigation of electrical characteristics of Ag/ZnO/Si sandwich structure**

**H. H. Gullu1 · Ö. Bayraklı Sürücü2,3  [·](http://orcid.org/0000-0002-8478-1267) M. Terlemezoglu3,4,5 · D. E. Yildiz6 · M. Parlak3,4**

Received: 7 April 2019 / Accepted: 20 July 2019 / Published online: 25 July 2019 © Springer Science+Business Media, LLC, part of Springer Nature 2019

#### **Abstract**

In this study, temperature-dependent current–voltage (*I*–*V*), frequency-dependent capacitance–voltage (*C*–*V*) and conductance–voltage (*G*∕*𝜔*−*V*) measurements are carried out for the electrical characterization of a zinc oxide (ZnO) thin flm-based diode. The sandwich structure in the form of Ag/ZnO/Si/Al is investigated at temperatures between 220 and 360 K and in the frequency region of 1 kHz–1 MHz. ZnO thin flm layer is deposited on a p-Si wafer substrate as a transparent conductive oxide layer by taking into consideration possible electronic applications with intrinsic attractive material properties. At each temperature step, the *I*–*V* curves showed about two orders of magnitude rectifying behavior and, according to the Schottky diode relation, the saturation current, zero-bias barrier height and ideality factor were extracted as a function of the temperature. In the case of non-ideal diode characteristics due to the inhomogeneties in the diode as observed from the characteristics of the calculated parameters, efective barrier height values are evaluated. In addition, based on the existence of the interface layer, density of interface states in the band gap region and parasitic resistances were determined by the capacitance measurements.

# **1 Introduction**

In the electronics industry, semiconductor materials have been a subject of interest, and widely used and integrated into device applications  $[1-3]$  $[1-3]$ . In recent years, these materials have been used depending on their functionalities in metal/semiconductor (MS) Schottky diodes and p–n junction formations  $[1, 4-10]$  $[1, 4-10]$  $[1, 4-10]$  $[1, 4-10]$  $[1, 4-10]$ . If there is a layer between the metal and semiconductor, a MS structure changes to metal/oxide/

 $\boxtimes$  Ö. Bayraklı Sürücü ozgebayrakli@gmail.com

<sup>1</sup> Department of Electrical and Electronics Engineering, Atilim University, 06836 Ankara, Turkey

- <sup>2</sup> Department of Physics, Kirsehir Ahi Evran University, 40100 Kırsehir, Turkey
- Center for Solar Energy Research and Applications (GÜNAM), Middle East Technical University, 06800 Ankara, Turkey
- <sup>4</sup> Department of Physics, Middle East Technical University, 06800 Ankara, Turkey
- <sup>5</sup> Department of Physics, Tekirdag Namık Kemal University, 59030 Tekirdag, Turkey
- <sup>6</sup> Department of Physics, Hitit University, 19030 Corum, Turkey

semiconductor (MOS), as such, the results obtained from the current–voltage (*I*–*V*), capacitance–voltage (*C*–*V*) and conductance–voltage  $(G/\omega-V)$  measurements deviate significantly from the ideal diode behavior  $[4, 6, 7]$  $[4, 6, 7]$  $[4, 6, 7]$  $[4, 6, 7]$  $[4, 6, 7]$  $[4, 6, 7]$ . In this case, the main parameters that afect the performance of MOS diode are predominantly related to the nature and thickness of the interface layer between the metal and semiconductor, surface states formed between the interface layer and semiconductor, series resistance of the diode, and homogeneity of the potential barrier in the MS interface [\[7](#page-7-5), [11,](#page-7-6) [12\]](#page-7-7). In other words, the existence of such an interface layer can afect density of the interface states in the band gap region and the main diode parameters such as barrier height, ideality factor and parasitic resistances in the diode [[4,](#page-7-2) [7,](#page-7-5) [11](#page-7-6), [12](#page-7-7)]. From this point of view, transparent conductive oxide (TCO) thin flm structures called wide band gap semiconductors have become topic of interest in the visible region of the solar spectrum for fabrication and also application in a wide variety of transparent electronics [[13–](#page-7-8)[15](#page-7-9)]. In the family of the TCO thin flms, zinc oxide (ZnO) is a member of the II–VI semiconductor group [[15](#page-7-9), [16\]](#page-7-10). It is an alternative material for electronic applications with intrinsic n-type conductivity, wide band gap and high dielectric constant. In order to realize the knowledge of the rectifying and capacitive characteristics of this flm in devices, ZnO based diodes have been examined with respect to diferent ohmic and Schottky metal contacts [\[9,](#page-7-11) [17](#page-7-12)[–31](#page-7-13)]. In these works, as ZnO layer is deposited on TCO flm coated glass substrate in the form of MS and deposited on Si substrate in the form of MOS diodes and widely investigated for the purpose of complete device characterization and possible applications in electronic devices. In addition, in these works, the deposition of the ZnO thin flm is accomplished with various techniques as molecular beam epitaxy (MBE) [[18,](#page-7-14) [19\]](#page-7-15), vacuum evaporation [\[22](#page-7-16)], electrodeposition [[23\]](#page-7-17), sol–gel [\[9](#page-7-11), [24](#page-7-18), [25,](#page-7-19) [29](#page-7-20)], atomic layer deposition (ALD) [\[30](#page-7-21), [31](#page-7-13)], and sputtering [\[26](#page-7-22)]. In the present study, ALD was applied to deposit a ZnO flm layer on an Ag/ZnO/Si/Al diode in order to obtain a good and uniform surface coverage with a considerable thickness control [[32\]](#page-7-23). To do this, 5 nm ZnO thin flm was deposited on the p-Si/Al substrates by ALD technique at 200 °C that can be treated in low deposition temperature with the aim to obtain high-quality pure materials. The diode structure in the form of Ag/ZnO/Si/Al was investigated in terms of both I–V and C–V characteristics as well as the structural properties of ZnO thin flm. It is the case where the performance and stability of an electronic device strongly depend on the characteristics of the interface layer. Based on the experimental temperature-dependent I–V characteristics, the main diode parameters such as saturation current  $(I_0)$ , zero-bias barrier potential  $(\Phi_{b0})$  and ideality factor (*n*) were evaluated as a function of temperature under forward bias conditions. As a separate attempt in the literature to examine ZnO based diodes, the present work focuses on  $C-V$  and  $G/\omega-V$  characteristics in the frequency range of 1 kHz–1 MHz at room temperature in addition to analyzing I–V characteristics. Our study also extract characteristic parameters including series resistance  $(R_s)$  and interface states affecting the device properties. The study on the capacitance and conductance measurements are focused on bias voltage and applied frequency dependent density of interface states  $(D_{it})$  related to the interfacial layer and surface states in the diode and  $R_s$ values. The corresponding voltage and frequency dependent values were also calculated according to the high-low frequency capacitance and Hill–Coleman method, respectively. Lastly, to achieve a better understanding the effects of  $R<sub>s</sub>$  was also obtained from measurements of  $C$ –*V* and  $G/\omega$ –*V* plots by applying the Nicollian–Brews method.

### **2 Experimental details**

An Ag/ZnO/Si/Al sandwich device structure is fabricated by the process order of Al metal contact evaporation on the back side of the Si wafer, ZnO thin flm deposition on the Si wafer and Ag top metal contact evaporation on the ZnO surface. The schematic diagram of the diode is shown in Fig. [1](#page-1-0). In this structure, commercial p-type, 525 μm



<span id="page-1-0"></span>**Fig. 1** Schematic diagram of Ag/ZnO/Si/Al device

thick, double-sided polished, monocrystalline with (111) orientation Si wafer having around  $1-10$  Ω cm resistivity is used as a substrate for the ZnO flm layer. Initially, the Si wafer was cleaned by chemical treatment in 10% dilute hydrofuoric acid (HF) solution in order to remove the native oxide layer, rinsed in distilled water and dried under pure nitrogen fow. The back side of the Si wafer was deposited by elemental Al evaporation and then postannealing treatment was applied at 450 °C using a horizontal Lindberg type furnace under a continuous nitrogen flow to eliminate possible oxidation during annealing. The ZnO thin flm layer with 5 nm thickness was deposited on the bare Si surface using a high-vacuum Savannah S300 ALD system. As precursors for the ALD system, diethyl zinc and water vapor were used in the deposition cycles of the ZnO layer at 200 °C substrate temperature conditions with a very slow deposition rate as in the atomic layer-by-layer deposition. As a fnal step, Ag metal contact deposition was done on the ZnO flm surface by means of dot-shaped Cu masks in a 1 mm diameter. Then, 100 °C annealing was applied to the whole diode to improve the adhesion of the room temperature evaporated contacts on the flm surface. Structural investigations of the ZnO layer deposited on p-Si surface were detailed by compositional and surface morphological analyses using ZEISS EVO 15 SEM with EDAX detector attachment and analysis of crystalline structure using Rigaku minifex X-ray difraction (XRD) system. The fabricated Ag/ZnO/Si/Al structure was characterized by *I*–*V*, *C*–*V* and  $G/\omega$ –*V* measurements between the Ag-top and Al-back contact surfaces. The *I*–*V* values were collected using Keithley 2401 source meter in the bias voltage range of  $\pm 2$  V. For the temperature dependent measurements at temperatures between 220 and 360 K, a CTI-Cryogenics Model 22 refrigerator system combined with Model SC helium generator was used, and the temperature on the diode was adjusted using a Lakeshore DRC-91C controller. In addition, capacitance measurements were carried out using a Hewlett Packard 4192A

LF model impedance analyzer in the frequency range of 1 kHz–1 MHz at room temperature.

## **3 Results and discussion**

The crystalline nature of the ZnO film on p-type Si substrate was investigated carrying out XRD measurements. As shown in the XRD profle in Fig. [2](#page-2-0), ZnO flm layer has a polycrystalline nature and any secondary phase contribution is not detected. The diffraction peak is observed at  $2\theta \sim 33.5^{\circ}$  corresponding to the preferred orientation along to (111) direction which indicates the cubic phase is dominant in the structure (JCPDS no. 65-2880). In the compositional analysis of the flm, the energy dispersive X-ray spectroscopy (EDS) profle reveals that the relative atomic ratio of Zn and O is about 50:50. In the inset of Fig. [2](#page-2-0), surface of the ZnO thin flm layer is shown as a two-dimensional SEM micrograph and it is found in the smooth and uniform characteristics as expected from ALD coating [\[32](#page-7-23)].

The temperature dependent *I*–*V* characteristics of the deposited Ag/ZnO/Si/Al structure are presented in Fig. [3](#page-2-1) in the temperature interval of 220–360 K. The *I*–*V* characteristics in each temperature region demonstrate a rectifying nature with a rectifcation factor in two orders of magnitude.

The current transport through this diode structure is discussed by considering the possible existence of the interfacial layer naturally formed on the Si surface and artifcially deposited 5 nm-thick ZnO thin flm layer. In this case, the thermionic emission (TE) model can be used to extract the barrier parameters independent of bias voltage as [\[4](#page-7-2), [6,](#page-7-4) [7,](#page-7-5) [11](#page-7-6)];

$$
I = I_0 \left[ exp\left(\frac{qV - IR_s}{nkT}\right) - 1\right]
$$
 (1)



<span id="page-2-0"></span>**Fig. 2** XRD profle of the ZnO flm layer on Si substrate. Inset shows the SEM image of the ZnO flm surface



<span id="page-2-1"></span>**Fig. 3** Temperature dependent I–V characteristics of Ag/ZnO/Si/Al device

where the *I*–*V* relation is derived under the assumption of *V* >  $3kT/q$  with eliminating the possible effects of reverse current contribution [\[4](#page-7-2), [7\]](#page-7-5). In this equation, *I* is the measured current value under the applied voltage  $(V)$ ,  $I_0$  is the saturation current,  $q$  is the electron charge,  $IR_s$  term is the voltage drop under the effect of series resistance  $R_s$ , *n* is the ideality factor depending on the current transport mechanism through the junction, *k* is the Boltzmann constant and *T* is the temperature of interest. The linear point in the forward bias region is investigated in order to extract the experimental diode parameters with the help of the extrapolated  $I_0$ value derived from the relation,

<span id="page-2-3"></span><span id="page-2-2"></span>
$$
I_0 = AA^*T^{-2}exp\left(-\frac{q\Phi_{b0}}{kT}\right) \tag{2}
$$

where *A* is the effective diode area depending on the metal contact geometry, *A*<sup>∗</sup> is the efective Richardson constant of the active layer in the diode and  $\Phi_{b0}$  is the zero-bias barrier height. At each temperature, the  $I_0$  values are calculated from the zero bias intercept of the linear portion of the forward bias  $I - V$  plot (Fig. [3](#page-2-1)) and tabulated in Table [1.](#page-3-0)  $\Phi_{b0}$ values are derived from these experimental results. As can be seen, the values listed in Table [1](#page-3-0) and those presented in Fig. [4](#page-3-1) are in good agreement with the reported research on sol–gel deposited ZnO thin flm [[25\]](#page-7-19) and sol–gel deposited nanofiber ZnO thin film [[24\]](#page-7-18). However, they are higher than the estimated value in the epitaxial ZnO layer [[18\]](#page-7-14). This diference could be related to the variation in the structural properties of the ZnO layer deposited using diferent methods, thus resulting in diferent characteristics of the interfacial layer and surface states in these device structures.

In the pure TE theory, *n* is expected to be 1; however, it can be observed greater than this value depending on the

<span id="page-3-0"></span>**Table 1** The device parameters calculated according to the thermionic emission model given in Eq. [1](#page-2-2)

T(K)	$I_0(A)$	$\Phi_{h0}$ (eV)	n
220	$4.76 \times 10^{-9}$	0.57	4.04
240	$9.07 \times 10^{-9}$	0.61	3.82
260	$1.55 \times 10^{-8}$	0.65	3.63
280	$2.48 \times 10^{-8}$	0.69	3.45
300	$3.77 \times 10^{-8}$	0.74	3.27
320	$5.48 \times 10^{-8}$	0.78	3.11
340	$7.67 \times 10^{-8}$	0.82	2.98
360	$1.04 \times 10^{-7}$	0.86	2.85



<span id="page-3-1"></span>**Fig. 4** Variation of  $\Phi_{b0}$ ,  $\Phi_{beff}$  and n values with temperature for Ag/ ZnO/Si/Al device

possible efects of image force lowering even if TE is dom-inant in the current flow [[33](#page-7-24), [34](#page-7-25)]. In addition, the deviation from the ideal TE assumption can be attributed to a variety of dominating infuence of conduction mechanism depending on generation–recombination current in the junction region, feld emission and anomaly on TE, and tunneling current flow due to the interfacial layer  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$  $[4, 6, 7, 35, 36]$ . Thus, *n* values are determined from the slope of the linear region of the *I*–*V* curve with the following relation

$$
n = \frac{q}{kT} \left( \frac{dV}{dln(I)} \right) \tag{3}
$$

As shown in Fig. [4](#page-3-1), the *n* values have temperature dependent characteristics and are in a decreasing trend with increasing temperature. The calculated values given in Table [1](#page-3-0) are in the same range as those reported values in a similar device structure fabricated diferently with a ZnO layer as regards structure and deposition techniques [[18,](#page-7-14) [24](#page-7-18), [25\]](#page-7-19). The nature of the non-ideal values in this device and the diferences from the reported values could be due to the possible efects of other current transport processes rather than pure TE related to the chemical interactions between the layers, their material characteristics and existence of interfacial layer in the device. Since the diode parameters are derived in the linear forward bias *I*–*V* region below saturation, the possible effects of  $R_s$  on the voltage drop across the diode structure may have been neglected in the experimental values following Eq. [3.](#page-3-2) In fact, whereas downward curvature of the forward bias *I*–*V* behavior is attributed to the efect of *Rs*, the diode operation and behavior of carrier in the current fow can be dominated by interface states in both the inversion and depletion regions [\[37,](#page-7-28) [38](#page-7-29)]. The forward bias region is found to be under the efect of interface states apart from  $R_s$  in the high forward bias region. On the other hand, the current values in the reverse voltage region demonstrate a slowly increasing behavior without any efect of saturation as shown in Fig. [3.](#page-2-1) Therefore, this reverse current behavior can be the reason of spatial inhomogeneity in the barrier [[39,](#page-7-30) [40\]](#page-7-31). As a function of diode temperature, calculated  $\Phi_{b0}$  values increase whereas *n* values decrease with increasing temperature. Such variation in these parameters can be related to the deviation from the TE model in current flow under the effect of inhomogeneous distribution of interface states  $(D_{it}$ ) and  $\Phi_{b0}$ . The evaluation of  $\Phi_{b0}$ , using the temperature-dependence of the barrier parameters show non-linearity as observed in the semi-logarithmic plot of *I*<sub>0</sub> with respect to inverse temperature (plot of  $\ln(I_0/T^2)$  vs 1∕*T* in Fig. [5](#page-3-3)). On the other hand, this dependence might be included in the evaluation of this conventional plot, and it could be modified as  $ln(I_0/T^2)$  versus  $1/nT$ .

As shown in Fig. [5](#page-3-3), the temperature dependence of this plot has a linear behavior compared to the plot of  $ln(I_0/T^2)$ versus 1∕*T*. Therefore, this fact can be considered as indication of the possible tunneling mechanism in carrier conduction from the metal through the oxide interface and into the

<span id="page-3-2"></span>

<span id="page-3-3"></span>**Fig. 5**  $\ln(I_0/T^2)$  versus  $1/nT$  and  $1/T$  plots for Ag/ZnO/Si/Al device

semiconductor layer [\[39](#page-7-30)[–43\]](#page-7-32). Under this assumption Eq. [2](#page-2-3) can be expressed with the efective barrier height depending on the variation in *n* with temperature as  $[34, 40, 44]$  $[34, 40, 44]$  $[34, 40, 44]$  $[34, 40, 44]$  $[34, 40, 44]$  $[34, 40, 44]$ ,

$$
I_0 = AA^* T^{-2} exp(-a\chi^{0.5} \delta) exp\left(-\frac{q\Phi_{beff}}{nkT}\right)
$$
 (4)

where  $exp(-a\chi^{0.5}\delta)$  is used in the modified relation (Eq. [4\)](#page-4-0) to discuss the transmission across the interface. The term  $a\chi^{0.5}\delta$  is also defined as a tunneling factor with a constant *a* depending on the tunneling effective mass  $m^*$ ,  $\chi$  is the mean tunneling barrier height in the interface layer and  $\delta$ is the thickness of the layer where tunneling takes place. Therefore, assuming the only interface layer as being the deposited ZnO layer between Ag metal contact and Si,  $\alpha \chi^{0.5} \delta$  is approximated as 17.6 according to Eq. [4.](#page-4-0) The value is obtained without any possible reverse current contribution to carrier tunneling and assuming on the limitation of *V* >  $3kT/q$  [[44\]](#page-7-33). The effective barrier height  $\Phi_{\text{left}}$  values are obtained from the modified  $I_0$  expression given in Eq. [4](#page-4-0) and presented in Fig. [4](#page-3-1) to re-evaluate the experimental values extracted from the TE model. In good agreement with the reported results by Sheng et al. [[18](#page-7-14)], this fat band barrier height approximation can be used to evaluate the *I*–*V* characteristics of the diode under the efect of inhomogeneities observed as non-ideal Schottky behavior. As seen in Fig. [4,](#page-3-1) the calculated effective values are larger than  $\Phi_{b0}$  values in all temperatures; however,  $\Phi_{\text{left}}$  values are found to be in direct proportionality with the change in the temperature. Since it has a linear behavior with the temperature, linear  $\Phi_{\text{heff}}$  values can be estimated as

$$
\Phi_{\text{bcff}} = \Phi_b(0\,\text{K}) + \alpha T\tag{5}
$$

with the barrier height at 0 K  $(\Phi_h(0 K))$  and negative temperature coefficient of the barrier height  $(\alpha)$ . From the linear correlation with temperature, the slope of the relation in Eq. [5](#page-4-1) gives  $\alpha = 3 \times 10^{-4} \text{ eV/K}$ , and  $\Phi_b(0 \text{ K}) = 1.01 \text{ eV}$ which is close to the band gap value of p-Si. The temperature coefficient value,  $\alpha$ , is also in very close agreement with the literature for Si [\[40](#page-7-31)].

The forward and reverse biased  $C-V$  and  $G/\omega-V$  profles are given in Fig. [6](#page-4-2)a and b, respectively. These measurements are carried out in the voltage range from − 1 to + 3 V, and the diferent frequencies between 1 kHz and 1 MHz at room temperature. As shown in Fig. [6](#page-4-2), the experimental values of *C* and  $G/\omega$  are in decreasing behavior with increasing frequency due to the efect of the interface states localized at the interface with the possible presence of a native oxide layer on the surface of the Si in addition to the possible efects of the ZnO layer [[45](#page-7-34)]. The observed change in the capacitance values, especially at lower frequencies, can be attributed to the characteristics of density of interface states  $(D_{it})$  in which they can respond to the

<span id="page-4-0"></span>

<span id="page-4-2"></span><span id="page-4-1"></span>**Fig.** 6 **a** Frequency dependent *C*–*V* and **b**  $G/\omega$ –*V* characteristics for Ag/ZnO/Si/Al device

AC signal depending on the applied frequency and the carrier lifetime of charge at these states [\[45–](#page-7-34)[47](#page-7-35)].

On the contrary, the increase in frequency values can limit this contribution from the capacitance of the interface states to the total capacitance of the diode. Thus, in the low impedance of the diode, the effect of  $R<sub>s</sub>$  becomes dominant to the applied voltage as a capacitive behavior [[46–](#page-7-36)[48\]](#page-7-37). This impedance characteristics of the diode under the effect of the oxide layer,  $D_{it}$  and  $R_s$  can be modeled with an equivalent circuit, where capacitance due to  $D_{it}$  $(C_{it})$  and  $R_s$  are in series and totally parallel to the total measured capacitance  $(C_m)$ , and where interfacial oxide capacitance is in series to this circuit as well. The common way to determine the resistance of the diode as a function of the bias voltage is the admittance method proposed by Nicollian and Brews [[46\]](#page-7-36). Although this approach evaluates the efects of resistance in the whole of the measured range, at sufficiently high frequencies ( $f \ge 500 \text{ kHz}$ ) and in the strong accumulation region, it can be used to

calculate the  $R_s$  values from  $C_m$  and  $G_m$  measured in this region as

$$
R_s = \frac{G_m}{\left(G_m\right)^2 + \left(\omega C_m\right)^2} \tag{6}
$$

where  $\omega$  is the angular frequency with  $\omega = 2\pi f$ . According to this model, the voltage and frequency dependent results are shown in Fig. [7](#page-5-0), and these values are in the same order of magnitude with the literature [[18,](#page-7-14) [24\]](#page-7-18).

As given in Fig. [7,](#page-5-0) in the reverse voltage region at low frequencies,  $R_c$ –*V* plot shows a peak profile. The  $R_c$  values have peak depending on frequency in the voltage range from 0 to − 0.2 V, whereas the magnitude of the peak decreases with increasing frequency and at high frequency region it disappears. This decrement of the calculated  $R<sub>s</sub>$  values with increasing frequency can be attributed to the charges from the interface, fxed oxide, oxide-trapped, and mobile oxide states depending on variations in the voltage and frequency [\[47](#page-7-35)[–52](#page-7-38)]. In the same plot as another point of view, the frequency dependent values are in decreasing behavior with increase in the bias voltage and this relation is similar for each frequency profle at diferent voltages. This could be the indication of different  $R<sub>s</sub>$  values at each applied voltage and frequency value due to the possible effect of  $D_i$  at the interface [\[46](#page-7-36), [47\]](#page-7-35).

For this type of device structure with an oxide layer,  $D_{it}$ can be related to the net charge state of the oxide flm or charge carriers accumulated on the surface of the semiconductor layer. Under the assumption that all interface states are in equilibrium with the semiconductor, the  $D<sub>it</sub>$  values can be expressed as [\[44](#page-7-33), [53\]](#page-7-39),

$$
n(V) = 1 + \frac{\delta}{\epsilon_i} \left[ \frac{\epsilon_s}{W_D} + qD_{ii} \right]
$$
 (7)



<span id="page-5-0"></span>**Fig. 7** Frequency dependent  $R_s$  versus *V* plots for Ag/ZnO/Si/Al device

with width of space charge region,  $W_D$  and the permittivity of the interface and semiconductor layers  $\epsilon_i$  and  $\epsilon_s$ , respectively [\[44](#page-7-33), [45\]](#page-7-34). In addition, the energy of the interface states  $(E_{it})$  in a p-type semiconductor referenced with the bottom of the conduction level is given by [\[7\]](#page-7-5),

<span id="page-5-1"></span>
$$
E_{it} - E_v = q\Phi_e - qV\tag{8}
$$

where  $\Phi$ <sub>e</sub> is the voltage-dependent barrier height effective with the possibility of interface states in the structure. According to Eq. [8,](#page-5-1) the density distribution curves of the interface states for diferent applied temperatures are obtained. The  $D_{it}$  values as a function of  $E_{it} - E_{v}$  are given in Fig. [8a](#page-5-2) and the variation with the temperature appears in Fig. [8b](#page-5-2).

As shown in Fig.  $8b$ , there is a decrease in the  $D<sub>it</sub>$  values with using temperature. The maximum value obtained at 360 K is  $7.9 \times 10^{13}$  eV<sup>-1</sup> cm<sup>-2</sup>, whereas at 220 K it decreases to  $6.8 \times 10^{13}$  eV<sup>-1</sup> cm<sup>-2</sup>. This result can be related to the temperature efect on the contacts between metal and



<span id="page-5-2"></span>**Fig. 8 a**  $D_{it}$  versus  $E_{it} - E_v$  plot and **b**  $D_{it}$  values with respect to *T* obtained from *I* − *V* analysis

semiconductor via the interface layer [[45,](#page-7-34) [46](#page-7-36), [48\]](#page-7-37). In addition, the  $D_{it}$  curves show an exponential behavior with temperature that has a minimum point and a shift toward the valence band due to the existence of interfacial layer and its structural variation depending on the temperature [[54](#page-7-40)]. The obtained range of  $D_{it}$  values is close to those extracted for the diode fabricated by nanofber ZnO flm [[24\]](#page-7-18).

According to the connection between the surface potential and the applied voltage, coupled with the efect of the AC signal in the junction, the energy distributions of  $D_{it}$  can be derived as a function of the applied voltage from equivalent circuit model [\[55](#page-7-41)]. Because of the response of the interface states to the AC signal at lower and higher frequencies, highlow frequency capacitance values can be inserted as

$$
D_{it} = \frac{2}{qA} \left[ \left( \frac{1}{C_{LF}} - \frac{1}{C_{ox}} \right)^{-1} - \left( \frac{1}{C_{HF}} - \frac{1}{C_{ox}} \right)^{-1} \right]
$$
(9)

where  $C_{\alpha x}$  is the capacitance of the oxide layer that is in direct relation with the dielectric constant of the ZnO layer [\[56\]](#page-7-42). In this equation, the bias variation of  $D_{it}$  values can be calculated using the measured capacitance values at the highest and lowest frequency,  $C_{HF}$  (1 MHz) and  $C_{IF}$ (50 kHz), respectively. The obtained energy distribution profiles of the  $D_{it}$  values derived from the approximated  $C_{ox}$ value as  $3.0 \times 10^{-7}$  F are given in Fig. [9a](#page-6-0) with a peak over the band gap energy of Si.

In addition, the approximation for peak interface state density correlated with interface state admittance proposed by Nicollian–Goetzberger can be used to determine the *Dit* values and their distribution profle depending on the applied frequency. According to this single-frequency conductance approximation based on Hill–Coleman method, these values can be determined as

$$
D_{it} = \frac{2}{qA} \left[ \frac{G_{m,max}/\omega}{(G_{m,max}/\omega C_{ox})^{2} + (1 - C_{m}/C_{ox})^{2}} \right]
$$
(9)

where  $G_{m,max}/\omega$  corresponds to the measured maximum value in the  $G/\omega$ −*V* plot and  $C_m$  is the measured capacitance related to  $G_{m,max}/\omega$  [\[57\]](#page-7-43). Figure [9](#page-6-0)b shows the variation of the obtained  $D_{it}$  values with frequency which decrease as frequency increases. This behavior corresponding to change in frequency can be related to the absence of capacitance contribution of interface states in the high frequency region.

# **4 Conclusion**

In this paper, electrical characteristics of the fabricated Ag/ ZnO/Si/Al diode were investigated in order to extract the main diode parameters, detail the dominant current transport



<span id="page-6-0"></span>**Fig. 9 a** The variation of  $D_i$  as a function of *V* and **b** as a function of *f*

mechanism through a barrier and the nature of barrier formation in the structure using I–V, C–V and  $G/\omega$  – V measurements. From the forward bias region, the  $\Phi_{b0}$  and n values were determined as a function of temperature in the range of 220–360 K. The room temperature  $\Phi_{b0}$  in the value of 0.74 eV was found in the interval of reported values given in the literature, whereas n value 3.27 is diferent from the diodes with a ZnO layer depending on the structure and deposition techniques. On the other hand, both parameters showed non-ideal variations with temperature, and with the contribution of n,  $\Phi_{\text{heff}}$  values were calculated to identify the efect of interface layer in the diode and it appeared as about 0.93 eV at room temperature. According to the temperature-dependence of the diode parameters, TE model was modifed with the efects of tunneling current and barrier inhomogeneity in the diode. The  $R_s$  values were found in the order of a few  $k\Omega$  with a peak value at low-frequency using a frequency-dependent profle. However, under the efect of increasing frequency values, the magnitude of the peak

decreases and, then, at the high frequency region disappears from the profle related to the charge characteristics in oxide states depending on variations in the voltage and frequency. In addition, the  $D_{it}$  values calculated from these measurements in the range of 2 to  $8 \times 10^{12}$  eV<sup>-1</sup> cm<sup>-2</sup> depending on both frequency and bias voltage. These values were found to be in a good agreement in terms of order of magnitude, however, they were observed in decreasing behavior with the increase in the frequency. Furthermore, a similar variation with temperature was observed for the existence of an interfacial layer and its structural variation depending on the temperature.

#### **References**

- <span id="page-7-0"></span>1. M.A. Green, Y. Hishikawa, E.D. Dunlop, D.H. Levi, J. Hohl-Ebinger, M. Yoshita, A.W.Y. Ho-Baillie, Prog. Photovolt. Res. Appl. **27**, 3 (2019)
- 2. I.A. Digdaya, B.J. Trześniewski, G.W.P. Adhyaksa, E.C. Garnett, W.A. Smith, J. Phys. Chem. C **122**, 5462 (2018)
- <span id="page-7-1"></span>3. I. Ferain, C.A. Colinge, J.-P. Colinge, Nature **479**, 310 (2011)
- <span id="page-7-2"></span>4. B.L. Sharma, *Metal-Semiconductor Schottky Barrier Junctions and Their Applications* (Plenum Press, New York, 1984)
- 5. P. Würfel, *Physics of Solar Cells: From Principles to New Concepts* (Wiley, Weinheim, 2005)
- <span id="page-7-4"></span>6. D.K. Schroder, *Semiconductor Material and Device Characterization* (Wiley, New York, 2006)
- <span id="page-7-5"></span>7. S.M. Sze, K.N. Kwok, *Physics of Semiconductor Devices* (Wiley, New York, 2007)
- 8. S.K. Sharma, S.P. Singh, D.Y. Kim, Solid State Commun. **270**, 124 (2018)
- <span id="page-7-11"></span>9. V.S. Rana, J.K. Rajput, T.K. Pathak, L.P. Purohit, Thin Solid Films **679**, 79 (2019)
- <span id="page-7-3"></span>10. H. Uslu Tecimer, M.A. Alper, H. Tecimer, S.O. Tan, S. Altindal, Polym. Bull. **75**, 4257 (2018)
- <span id="page-7-6"></span>11. A.G. Milnes, D. Feucht, *Heterojunctions and Metal-Semiconductor Junctions* (Academic Press, New York, 1972)
- <span id="page-7-7"></span>12. W. Mönch, *Electronic Properties of Semiconductor Interfaces* (Springer, New York, 2004)
- <span id="page-7-8"></span>13. A. Merih Akyuzlu, F. Dagdelen, A. Gultek, A.A. Hendi, F. Yakuphanoglu, Eur. Phys. J. Plus **132**, 178 (2017)
- 14. K.-Y. Chan, Z.-N. Ng, B.W.-C. Au, D. Knipp, Opt. Mater. **75**, 595 (2018)
- <span id="page-7-9"></span>15. S. Kasap, P. Capper, *Springer Handbook of Electronic and Photonic Materials* (Springer, New York, 2006)
- <span id="page-7-10"></span>16. Ü. Özgür, Y.I. Alivov, C. Liu, A. Teke, M.A. Reshchikov, S. Doğan, V. Avrutin, S.-J. Cho, H. Morkoç, J. Appl. Phys. **98**, 041301 (2005)
- <span id="page-7-12"></span>17. R.C. Neville, C.A. Mead, J. Appl. Phys. **41**, 3795 (1970)
- <span id="page-7-14"></span>18. H. Sheng, S. Muthukumar, N.W. Emanetoglu, Y. Lu, Appl. Phys. Lett. **80**, 2132 (2002)
- <span id="page-7-15"></span>19. A.Y. Polyakov, N.B. Smirnov, E.A. Kozhukhova, V.I. Vdovin, K. Ip, Y.W. Heo, D.P. Norton, S.J. Pearton, Appl. Phys. Lett. **83**, 1575 (2003)
- 20. Y.W. Heo, L.C. Tien, D.P. Norton, S.J. Pearton, B.S. Kang, F. Ren, J.R. LaRoche, Appl. Phys. Lett. **85**, 3107 (2004)
- 21. M.W. Allen, S.M. Durbin, J.B. Metson, Appl. Phys. Lett. **91**, 053512 (2007)
- <span id="page-7-16"></span>22. C. Periasamy, P. Chakrabarti, J. Vac. Sci. Technol. B **27**, 2124 (2009)
- <span id="page-7-17"></span>23. Ş. Aydoğan, K. Çınar, H. Asıl, C. Coşkun, A. Türüt, J. Alloys Compd. **476**, 913 (2009)
- <span id="page-7-18"></span>24. S.A. Mansour, F. Yakuphanoglu, Solid State Sci. **14**, 121 (2012)
- <span id="page-7-19"></span>25. E.F. Keskenler, M. Tomakin, S. Doğan, G. Turgut, S. Aydın, S. Duman, B. Gürbulak, J. Alloys Compd. **550**, 129 (2013)
- <span id="page-7-22"></span>26. C. Tsiarapas, D. Girginoudi, N. Georgoulas, Mater. Sci. Semicond. Process. **17**, 199 (2014)
- 27. N.H. Al-Hardan, M.A. Abdul Hamid, N.M. Ahmed, R. Shamsudin, N.K. Othman, Sens. Actuators A **242**, 50 (2016)
- 28. Y. Badali, S. Altindal, I. Uslu, Prog. Nat. Sci. Mater. Int. **28**, 325 (2018)
- <span id="page-7-20"></span>29. A.A.M. Faraq, W.A. Farooq, F. Yakuphanoglu, Microelectron. Eng. **88**, 2894 (2011)
- <span id="page-7-21"></span>30. J. Malm, E. Sahramo, J. Perälä, T. Sajavaara, M. Karppinen, Thin Solid Films **519**, 5319–5322 (2011)
- <span id="page-7-13"></span>31. J. Jin, J. Zhang, A. Shaw, V.N. Kudina, I.Z. Mitrovic, J.S. Wrench, P.R. Chalker, C. Balocco, A. Song, S. Hall, J. Phys. D **51**, 065102 (2018)
- <span id="page-7-23"></span>32. T. Tynell, M. Karppinen, Semicond. Sci. Technol. **29**, 043001 (2014)
- <span id="page-7-24"></span>33. V.W.L. Chin, M.A. Green, J.W.V. Storey, Solid State Electron. **36**, 1107 (1993)
- <span id="page-7-25"></span>34. H. Altuntaş, Ş. Altındal, H. Shtrikman, S. Özçelik, Microelectron. Reliab. **49**, 904 (2009)
- <span id="page-7-26"></span>35. M.A. Hamdy, R.L. Call, Sol. Cells **20**, 119 (1987)
- <span id="page-7-27"></span>36. O.Y. Olikh, J. Appl. Phys. **118**, 024502 (2015)
- <span id="page-7-28"></span>37. Ş. Altındal, H. Kanbur, D.E. Yıldız, M. Parlak, Appl. Surf. Sci. **253**, 5056 (2007)
- <span id="page-7-29"></span>38. M. Özer, D.E. Yıldız, Ş. Altındal, M.M. Bülbül, Solid State Electron. **51**, 941 (2007)
- <span id="page-7-30"></span>39. S.O. Tan, I.E.E.E. Trans, Electron. Devices **64**, 5121 (2017)
- <span id="page-7-31"></span>40. D.E. Yıldız, Ş. Altındal, H. Kanbur, J. Appl. Phys. **103**, 124502 (2008)
- 41. J.P. Sullivan, R.T. Tung, M.R. Pinto, W.R. Graham, J. Appl. Phys. **70**, 7403 (1991)
- 42. R.T. Tung, Phys. Rev. B **45**, 13509 (1992)
- <span id="page-7-32"></span>43. İ. Dökme, Ş. Altindal, M.M. Bülbül, Appl. Surf. Sci. **252**, 7749 (2006)
- <span id="page-7-33"></span>44. H.C. Card, E.H. Rhoderick, J. Phys. D **4**, 319 (1971)
- <span id="page-7-34"></span>45. A. Tataroğlu, Ş. Altındal, Microelectron. Eng. **83**, 582 (2006)
- <span id="page-7-36"></span>46. H.H. Güllü, Ö. Bayraklı, D.E. Yildiz, M. Parlak, J. Mater. Sci. Mater. Electron. **28**, 17806 (2017)
- <span id="page-7-35"></span>47. G. Ersoz, I. Yucedag, Y. Azizian-Kalandaragh, I. Orak, S. Altindal, I.E.E.E. Trans, Electron. Devices **63**, 2948 (2016)
- <span id="page-7-37"></span>48. E.H. Nicollian, J.R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology* (Wiley-Interscience, Hoboken, 2003)
- 49. S.O. Tan, H.U. Tecimer, O. Cicek, H. Tecimer, S. Altindal, J. Mater. Sci. Mater. Electron. **28**, 4951 (2017)
- 50. H. Xiao, S. Huang, Mater. Sci. Semicond. Process. **13**, 395 (2010)
- 51. İ. Taşçıoğlu, S.O. Tan, F. Yakuphanoğlu, Ş. Altindal, J. Mater. Sci. Mater. Electron. **47**, 6059 (2018)
- <span id="page-7-38"></span>52. A.B. Selcuk, N. Tugluoglu, S. Karadeniz, S.B. Ocak, Physica B **400**, 149 (2007)
- <span id="page-7-39"></span>53. E.H. Rhoderick, IEE Proc. I Solid State Electron Devices **129**, 1 (1982)
- <span id="page-7-40"></span>54. Ş. Altındal, S. Karadeniz, N. Tuğluoğlu, A. Tataroğlu, Solid State Electron. **47**, 1847 (2003)
- <span id="page-7-41"></span>55. P. Chattopadhyay, Solid State Electron. **39**, 1491 (1996)
- <span id="page-7-42"></span>56. I. Yucedag, S. Altindal, A. Tataroglu, Microelectron. Eng. **84**, 180 (2007)
- <span id="page-7-43"></span>57. W.A. Hill, C.C. Coleman, Solid State Electron. **23**, 987 (1980)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional afliations.