Analysis of current conduction mechanism in CZTSSe/n-Si structure

M. Terlemezoglu1,2,3 · Ö. Bayraklı1,2,4 · H. H. Güllü2,5 · T. Çolakoğlu2 · D. E. Yildiz6 · M. Parlak1,2

Received: 16 October 2017 / Accepted: 27 December 2017 / Published online: 5 January 2018 © Springer Science+Business Media, LLC, part of Springer Nature 2018

Abstract

In this study, $Cu_2ZnSn(S,Se)_4$ (CZTSSe) thin films were deposited by the single step thermal evaporation process using the sintered powder of CZTSSe on soda lime glass (SLG) and Si wafer substrates. The structural, optical, and electrical properties of deposited films were investigated. Current–voltage (I–V) in the temperature range of 250–350 K, capacitance– voltage(C–V) and conductance–voltage (G/w–V) measurements at room temperature were carried out to determine electrical properties of CZTSSe/n-Si structure. The forward bias I–V analysis based on thermionic emission (TE) showed barrier height inhomogeneity at the interface and thus, the conduction mechanism was modeled under the assumption of Gaussian distribution of barrier height. The mean barrier height ($\bar{\Phi}_{B0}$) and standard deviation (σ_0) at zero bias were obtained as 1.27 eV and 0.18 V, respectively. Moreover, Richardson constant was obtained as 120.46 A cm−2 K−2 via modified Richardson plot and the density of interface states (D_i) profile was determined using the data obtained from forward bias I–V measurements. In addition, by the results of frequency dependent C–V measurements, characteristics of the interface state density were calculated applying high-low frequency capacitance ($C_{HF} - C_{LF}$) and Hill–Coleman methods.

1 Introduction

In recent years, $Cu₂ZnSn(S,Se)₄ (CZTSSe)$ thin films have been of great interest in the photovoltaic technology as an absorber layer due to the convenient optical properties. They have high absorption coefficient in the order of 10^4 cm^{-1} and the direct band gap energy that can be tuned between 1.0 and 1.5 eV [\[1–](#page-9-0)[3\]](#page-9-1). Furthermore, these quaternary compounds including Cu_2ZnSnS_4 (CZTS) and $Cu_2ZnSnSe_4$ (CZTSe) called as kesterites are considered to be an attractive alternative compound semiconductors to chalcopyrite CIGS since

 \boxtimes D. E. Yildiz desrayildiz@hitit.edu.tr

- 1 Department of Physics, Middle East Technical University (METU), 06800 Ankara, Turkey
- Center for Solar Energy Research and Applications (GÜNAM), METU, 06800 Ankara, Turkey
- ³ Department of Physics, Namık Kemal University, 59030 Tekirdag, Turkey
- ⁴ Department of Physics, Ahi Evran University, 40200 Kırşehir, Turkey
- ⁵ Central Laboratory, Middle East Technical University (METU), 06800 Ankara, Turkey
- ⁶ Department of Physics, Hitit University, 19030 Çorum, Turkey

they consist of non-toxic, earth-abundant and low-cost elements [[4,](#page-9-2) [5\]](#page-9-3). There have been several scientific works in the literature for the deposition of kesterite thin films by using the vacuum and non-vacuum growth techniques like thermal evaporation [\[6\]](#page-9-4), magnetron sputtering [\[7\]](#page-9-5), spray pyrolysis [[8\]](#page-9-6) and sol–gel [[9](#page-9-7)] methods. The best power conversion efficiencies have been reported as 8.4 and 9.15% for CZTS and CZTSe thin films based solar cells, respectively [[6,](#page-9-4) [10](#page-9-8)]. Moreover, 12.6% efficient solar cell based on CZTSSe thin film has been achieved by using hydrazine-based solution deposition process which pave the way for future prospects [[11\]](#page-9-9). In addition, post-selenization is prevalent method for fabrication of CZTSe and CZTSSe films that requires high substrate temperature [[12–](#page-9-10)[14\]](#page-9-11).

CrossMark

In this study, the focus is mainly on producing CZTSSe thin films with an efficient and cost-effective way by excluding any other auxiliary/additional deposition steps like selenization and sulphurisation processes while maintaining the high quality in terms of physical properties of the films. The CZTSSe/n-Si heterojunction device fabrication was also studied in order to reach the high device performance parameters for possible future applications in various technologies. In this manner, the CZTSSe thin films were deposited by a single-step thermal evaporation process on both soda-lime glass (SLG) and silicon substrates, in which the sintered $Cu₂ZnSn(S,Se)₄$ powder was used as an evaporation

source. Furthermore, the structural, optical and electrical characterization of the thin films on SLG substrates were investigated. On the other hand, the detailed information about the electronic properties of the fabricated CZTSSe/n-Si heterojunction diode structure were determined by means of temperature dependent current–voltage (I–V) and capacitance–voltage (C–V) measurements. The total current flow in the junction was found under the effect of localized low potential patches, and therefore the origin of the barrier inhomogeneity was discussed by assuming a Gaussian distribution on the barrier height. In addition, the distribution of the interfacial states over the barrier height was investigated to explain the carrier transport characteristics in the diode. Although there are few studies on the device fabrication based on CZTSSe thin film/Si structure, to the best of our knowledge this work is the first attempt to realize conduction mechanism of the CZTSSe/Si heterostructure.

2 Experimental details

 $Cu₂ZnSn(S,Se)₄ source powder was produced by sintering$ process. For this process; Cu, Zn, Sn, S, and Se materials having 99.99% purity were inserted into a chemically cleaned quartz ampoule. Then, the ampoule was evacuated down to a vacuum level of around 10−5 Torr and sealed. The sealed quartz ampoule was placed into the vertical furnace for sintering process and steadily heated up to 1150 °C with a rate of 100 $^{\circ}$ C h⁻¹ and kept at this temperature for 48 h. Subsequently, it was cooled down to room temperature slowly. After completing the sintering and subsequent cooling processes, the evaporation source was prepared in a powder form by using the pieces taken from the different part of the ingot. The elemental composition of powder was analyzed by energy dispersive X-ray spectroscopy (EDXA) and the atomic weight percentage of the constituent Cu, Zn, Sn, S, Se elements were determined as 22, 10, 13, 21, 34%, respectively. Then, CZTSSe thin films were deposited by thermal evaporation on soda-lime glass (SLG) substrates and n-type Si (100) wafers with the resistivity value of 1–10 Ω-cm. During the deposition, the substrate temperature was kept at room temperature; additionally, the crucible temperature was controlled in the range of 900–1100 °C to minimize the variation of the growth rate and keep stable at about 2–4 Å s⁻¹ under vacuum of about 10^{-5} Torr. Before the deposition, the glass substrates were ultrasonically cleaned in acetone, isopropanol and $H_2O_2:H_2O$ (1:3) for 10-min in each step. In order to remove natural oxide layers on the surfaces of the Si wafers, the etching treatment by $HF:H_2O (1:10)$ solution was applied. The back surface Ag contact was performed by thermal evaporation and annealed at 350 °C under nitrogen (N_2) flow to provide the ohmic behavior of the contacts. Following to the deposition of the CZTSSe thin film, all samples were annealed at 350 $^{\circ}$ C under N₂ atmosphere to improve the CZTSSe structure. Subsequently, the front indium (In) ohmic contact was deposited to the film surface by using copper dot masks 700 µm in diameter to complete In/CZTSSe/n-Si/Ag sandwich structure.

The morphological and compositional properties of the deposited films and the layer characteristic in the heterostructure were investigated by Quanta 400 FEG model scanning electron microscopy (SEM) equipped with energy dispersive X-ray spectroscopy analysis (EDXA) system. The surface morphology of the thin films was studied by atomic force microscopy (AFM) technique using a Veeco Multimode V AFM system. The thicknesses of the as-grown and annealed films on SLG substrate were also measured electromechanically by a Dektak 6M profilometer. The X-ray diffraction (XRD) measurements were performed by using a Rigaku Miniflex XRD system equipped with $CuK\alpha$ radiation source having wavelength 1.54 Å. Raman scattering measurements were carried out by using a Horiba-Jobin Yvon iHR550 imaging spectrometer with a three-grating monochromator and a laser with the wavelength of 532 nm used as an excitation source. Spectral transmission and reflection measurements were recorded with Perkin-Elmer LAMBDA 45 UV/VIS/NIR spectrophotometer in the wavelength region of 300–1000 nm. Room temperature Hall effect measurement was also measured to determine the electrical properties of the films by using Nanomagnetic Hall Effect system at a magnetic field strength of 0.9 T. In order to investigate the device parameters of In/CZTSSe/n-Si structure, temperature dependent current–voltage (I–V) measurements without illumination were carried out using the computer-controlled measurement setup with a Keithley 2401 sourcemeter, Model 22 CTI Cryogenics closed-cycle helium cryostat and LakeShore DRC-91C temperature controller. In addition, HP 4192A LF Impedance Analyzer was used for the measurements of capacitance–voltage (C–V) and conductance–voltage (G–V) of the devices. A study of the photo-electrical measurements was carried out to determine the photovoltaic behaviors by using Newport solar simulator and basic parameters were calculated by performing forward bias I–V curve analysis under dark and illumination of 100 mW cm−2.

3 Results and discussion

3.1 Material properties of the thin film layer

Elemental composition analysis of the deposited film was acquired from EDXA measurement. The atomic percentage ratios were determined as 8, 10, 24, 24, 34% for Cu, Zn, Sn, S, Se, respectively. It indicates that the deposited film has Cu poor, Sn rich compositions. Since the powder source was sintered from the constituent elements, it is expected to be a single source (quaternary compound) that can be evaporated in a distinct evaporating temperature and a growth rate. However, CZTSSe bulk is the alloy of five elements Cu, Zn, Sn, Se, and S, the alloy can be decomposed into these elements or binary/ternary compound during the process of single-thermal evaporation, in which each material would have different melting point and different vapor pressure. In other words, under certain conditions, quaternary alloy source may decompose and physically at low temperatures, elements and/or decomposed compound structures with having high vapor pressure can start to evaporate independent from the bulk material. XRD patterns of the film is shown in Fig. [1.](#page-2-0) No entries about mixed, elemental S and Se phases have been observed except Sn(S,Se) secondary phases by ICDD XRD database search. It is expected that peak position of CZTSSe phases shifts towards the higher diffraction angle depending on the ratio of $S/(S + Se)$ in XRD spectrum [\[15](#page-9-12)]. The main diffraction peak from (112) plane is detected at $2\theta = 28.1^\circ$, which is attributed to the phase of CZTSSe compound (*ICDD data #00-052-0868 CZTSe and ICDD data#00-026-0575 CZTS*) [\[16\]](#page-9-13). Secondary phases labeled as Sn(S,Se) phases are also detected in XRD pattern of the film (*ICDD data#00-048-1224 SnSe and ICDD data#00- 039-0354 SnS*). The one of the most probable reasons of the existence of secondary phases is the off-stoichiometric film composition. Raman measurement with 532 nm excitation wavelength was applied to obtain more detail information about the structural analysis and to determine the mixed and secondary phases in the film structure. Raman spectrum of the deposited film is given in Fig. [2.](#page-2-1) The vibration of the anion A_1 modes of CZTSe and CZTS compounds are observed in 196 and 338 cm−1 in Raman spectrum, respectively. On the other hand, in CZTSSe compound, there is

Fig. 2 Raman spectrum of CZTSSe film

bimodal behavior in Raman spectrum and shift of the A_1 modes is observed to the higher wavenumbers with increasing the ratio of $S/(S + Se)$ [[17\]](#page-9-14). The variation of A₁ modes is clearly presented in Fig. [2.](#page-2-1) The obtained spectrum was fitted using mixed of Gaussian and Lorentzian function to resolve the secondary peaks. Two peaks centered at 250 and 299 cm⁻¹ were also observed corresponding to ZnSe and $Sn(S,Se)_{2}$, respectively [[18,](#page-9-15) [19](#page-9-16)]. The broaden Raman peak indicates that there is a structural disorder due to the random distribution of S and Se atoms in the lattice, which gives rise to fluctuation in the masses and the force constants with the neighbors [[17](#page-9-14)]. In order to get the information about the film surface morphology, the cross sectional and surface SEM micrographs of CZTSSe film and AFM images were obtained and they are given in Figs. [3](#page-3-0) and [4,](#page-3-1) respectively. As seen from Fig. [3](#page-3-0)a, the thickness of film was determined from cross-sectional SEM image to be about 910 nm and this result is very close agreement within the measurement uncertainty with the value determined by Dektak 6M thickness profilometer measurement as about 900 nm. Figure [3](#page-3-0)b indicates the surface of film having compact and densely packed morphology. As seen from AFM images of deposited film in Fig. [4,](#page-3-1) the surface roughness of the film is around 44 nm which indicates the highly rough surface characteristics. Considering 2D AFM image, this rough surface is attributed to the large columnar structure related with the segregation of the constituent elements as observed from the SEM image.

Furthermore, spectral transmission and reflection measurements were carried out at room temperature by UV/Vis/ NIR spectrometer. Transmission and absorption spectra for CZTSSe deposited on SLG are given in Fig. [5](#page-3-2). The opti-**Fig. 1** XRD pattern of CZTSSe thin films cal absorption coefficient was calculated from the spectral

Fig. 3 SEM micrographs obtained from **a** the cross section and **b** the top view of CZTSSe thin film

Fig. 4 3D and 2D AFM images of CZTSSe thin film

Fig. 5 Transmission and absorption spectra of CZTSSe film (**a**), absorption coefficient vs. wavelength graph (**b**) the inset shows $(\alpha h \nu)^2$ vs. hν plot

measurements of transmittance (T) and reflectance (R) by using the equation [[20\]](#page-9-17),

$$
T = (1 - R)^2 e^{-\alpha t} \tag{1}
$$

where α is absorption coefficient, t is the thickness of the films. The values of α depending on the wavelength are given in Fig. [5](#page-3-2)b. As seen from the Figure, the absorption coefficient is above 10^4 cm⁻¹, and is in good agreement for the absorber materials reported in the literature [[21](#page-10-0)]. Moreover, the optical band gap value was evaluated by using the expression [[20](#page-9-17)],

$$
(\alpha h v) = A(hv - Eg)^{1/2}
$$
\n(2)

where *A* is constant, $h\nu$ is the incident photon energy, E_{α} is the optical band gap. The optical band gap was estimated by extrapolating the linear part of the plot to energy axis. As seen from inset of Fig. [5](#page-3-2)b, it was obtained as 1.46 eV. So, it is well-consistent with the reported band gap values of CZTSe and CZTS structures lying in between 1.0 and 1.5 eV [[2,](#page-9-18) [3\]](#page-9-1).

In order to get the electrical properties of the film, resistivity and Hall Effect measurements on the samples having van der Pauw geometry were performed at room temperature. CZTSSe film showed p-type semiconductor behavior as observed from the sign of Hall voltage and Seebeck voltage. The average values of resistivity, carrier concentration and mobility of the samples were obtained as 2.84Ω cm, 2.41×10^{17} cm⁻³ and 9.12 cm²/V s, respectively.

3.2 Device properties

3.2.1 Current–voltage (I–V) measurement

The set of temperature dependent forward and reverse bias current–voltage (I–V) curves for CZTSSe/n-Si diode with effective diode area of 15×10^{-3} cm² is shown in Fig. [6.](#page-4-0) These measurements were used in order to investigate the main diode parameters and to determine the dominant conduction mechanisms through the junction. From Fig. [6,](#page-4-0) the reverse bias current values indicate a good saturation behavior while the forward current is observed in exponential increasing behavior with increasing of bias voltage. The rectifying characteristics of the junction were determined by calculating rectification factor (RF), which is the ratio of forward current to reverse current at constant bias voltage, and calculated as two orders of magnitude at room temperature. This ratio of the current was observed in increasing behavior with increase in bias voltage at each temperature and the decreasing behavior with increase in temperature at each bias voltage. This type of variation in RF values with

Fig. 6 Temperature dependent I–V curves of CZTSSe/n-Si diode. The inset shows schematic diagram of In/CZTSSe/n-Si/Ag heterojunction sandwich structure

temperature and bias voltage can be due to the effect of the trap levels localized at the interface and the inhomogeneous trap distribution in the bulk of heterostructure [\[22](#page-10-1), [23](#page-10-2)]. Since thermionic emission (TE) is one of the most dominant carrier conduction mechanisms in the semiconductor diodes [[24–](#page-10-3)[27](#page-10-4)], initially it was adopted to the experimental I–V data to describe the current through the barrier potential in the diode. According to TE model, I–V relationship of junction of the diode can be described as [[24](#page-10-3), [25](#page-10-5)];

$$
I = I_0 \left[\exp\left(\frac{qV}{nkT}\right) - 1 \right] \tag{3}
$$

where I_0 is the reverse-saturation current, q is the electronic charge, *V* is the applied forward bias voltage, *k* is the Boltzmann constant, n is the ideality factor and T is the absolute diode temperature. As shown in Fig. [6,](#page-4-0) the I–V curves in the semi-logarithmic scale deviates from linear behavior above the bias voltage of about 0.5 V. The deviation at high forward bias region can be observed due to the effect of series resistances (R_s) and interface states (N_{ss}) [\[24](#page-10-3)[–30\]](#page-10-6). Therefore, using Eq. [3](#page-4-1) in the case of $V > 3$ kT/*q*, main diode parameters can be extracted from TE theory without any reverse current contribution, [\[25](#page-10-5)] and series resistance effect can also be eliminated when working on this region of interest [\[31](#page-10-7)[–33](#page-10-8)]. From Eq. 3 , I_0 values were derived by extrapolating forward bias ln I–V plot (Fig. [6](#page-4-0)) and so that zero-bias barrier height (Φ_{B0}) was calculated from these values by using the relation;

$$
I_0 = AA^*T^2 \exp\left(\frac{-q\Phi_{B0}}{kT}\right) \tag{4}
$$

where *A* is the effective area of the diode and *A*[∗] is the effective Richardson constant. By applying TE model, *A*[∗] value can be approximated to the typical value for n-type Si as 112 A cm⁻² k^2 [\[28,](#page-10-9) [34\]](#page-10-10) under the assumption of uniform barrier height formation in the diode. Experimental values of I_0 and Φ_{B0} for each temperature step are listed in Table [1.](#page-4-2) The temperature dependency of Φ_{B0} is also represented in Fig. [7a](#page-5-0) and the increase in Φ_{B0} with increasing temperature can be related to the improvement in CZTSSe film structure

Table 1 Diode parameters calculated by applying TE theory

Temperature (K)	Ideality factor(n)	Saturation current (I_0)	Barrier height (Φ_{B0})
250	4.82	1.17×10^{-6}	0.55
270	4.42	1.23×10^{-6}	0.58
290	4.10	1.25×10^{-6}	0.62
310	3.80	1.45×10^{-6}	0.66
330	3.29	1.63×10^{-6}	0.71
350	2.89	2.12×10^{-6}	0.75

Fig. 7 Temperature dependence of **a** Φ_{B0} and **b** *n* for the CZTSSe/n-Si structure

[\[35\]](#page-10-11). The direct relation in Φ_{B0} with the change in *T* show that current transport across the interface is temperature activated process. As in the case of TE approximaion, when ambient temperature increases, the number of carriers having sufficient thermal energy can surmount the high barriers. On the other hand, at low temperature region they can be capable of going over the lower barriers in localized patches of barrier potential and therefore current conduction should be evaluated by considering the effect of the current flow through these patches [[36](#page-10-12), [37\]](#page-10-13). Together with the possible effects of R_s and N_{ss} , the quality of the fabricated junction is dependent to *n* value which is also indicative of the dominant current mechanism in the junction. Therefore, with the contribution of Eq. [3](#page-4-1) and considering the deviation from pure TE, *n* can be determined from the slope of the linear region on the semi-logarithmic I–V cure given in Fig. [6](#page-4-0) as;

$$
n = \frac{q}{kT} \left(\frac{dV}{d\ln(I)} \right) \tag{5}
$$

The experimental results are found in the interval of 2.89–4.82 the decrease of ambient temperature from 350 to 250 K and these values are tabulated in Table [1.](#page-4-2) These results are also shown as a function of *T* in Fig. [7b](#page-5-0). For an ideal diode behavior, *n* should be around unity, thus it is clear that the junction is non ideal because of the higher *n* values. As given in Fig. [7b](#page-5-0), Z values are inversely proportional to change in temperature and also high values can be attributed to presence of interface states at the junction and barrier inhomogeneties with low barrier patches [\[35\]](#page-10-11). The ideal I–V relation was modified to analyze the quality of fabricated diode and also to check the validity of pure TE model. Usually, *n* is expected to be in the range between 1 and 2, however, they were found higher than these values which showed that thermal excitation over the barrier was not dominant. Therefore it directed the work on the possibility of other theories from standart TE theory to explain the transport mechanism [\[38\]](#page-10-14). Since there was decreasing behavior in *n* values with the increase in the temperature, it could be evaluated as to be result of the current flow through the distribution of more low SBH patches. This observation generally depends on the structure of the junction interface that implies the inhomogeneity of the barrier height [\[31,](#page-10-7) [32\]](#page-10-15). In fact, the expressions for TE given in Eqs. [3](#page-4-1), [4](#page-4-3) were used to define the main diode parameters as Φ_{B0} and *n* from the experimental I–V curves. Although Eq. [3](#page-4-1) is a general expression on I–V relationship, the validity of Eq. [4](#page-4-3) should be evaluated on the homogeneity of barrier height formation. These variations of Φ_{B0} and *n* with *T* can be related to the consequence of a non-homogeneous barrier height formation in the junction and in this case, the higher *n* values from unity can be the indication of laterally inhomogeneous diode structures [[38–](#page-10-14)[40\]](#page-10-16). It was approximated by an examination of the degree of barrier height variation under the consideration of Tung's model and a linear relationship between Φ_{B0} and *n* (Fig. [8](#page-6-0)) [[41\]](#page-10-17). From the extrapolation of this linear correlation to unity for *n*, a laterally homogeneous barrier height value was found to be about 1.10 eV for this diode structure. Since TE is based on homogeneous barrier height formation in the junction, it cannot be adequate to explain the whole carrier transport process across the junction of this fabricated diode. With the increase in *n* with decrease in *T* caused by bias dependence of the Φ_{B0} [\[39\]](#page-10-18) small patches in Φ_{B0} can be approximated in which majority carriers are considered to go over these potential barriers if they cannot pass Φ_{B0} in order to reach the junction interface [\[31](#page-10-7), [32](#page-10-15)]. The observed abnormal deviations from TE model by considering the barrier height formation can be explained by Gaussian distribution (GD) of barrier height based on a mean value, $\bar{\Phi}_{B0}$ with the standard deviation of σ_0 [\[31](#page-10-7)]. GD is widely used to model the potential fluctuations by assuming a continuous barrier distribution at the interface [[33\]](#page-10-8). In this case, the total current is expressed with the assumption of being a sum of the current flows in all individual patches.

Fig. 8 Φ_{B0} vs. *n* plot for the CZTSSe/n-Si structure

Thus, total junction current dominated by small patches with different lower barrier heights is given as;

$$
I = AA^*T^2 \exp\left[\left(-\frac{qV}{kT}\right)\left(\bar{\Phi}_{B0} - \frac{q\sigma_0^2}{2kT}\right)\right]
$$

$$
\exp\left(\frac{qV}{n_{ap}kT}\right)\left[1 - \exp\left(-\frac{qV}{kT}\right)\right]
$$
(6)

with modified reverse saturation current expression as,

$$
I_0 = AA^*T^2 \exp\left(-\frac{q\Phi_{ap}}{kT}\right) \tag{7}
$$

where Φ_{ap} and n_{ap} are the apparent barrier height and ideality factor, respectively. Using GD function, the temperature variation of Φ_{B0} distribution can be formulated as [\[30](#page-10-6), [42](#page-10-19)],

$$
\Phi_{ap} = \bar{\Phi}_{B0} - \frac{q\sigma_0^2}{2kT} \tag{8}
$$

As represented in Fig. [9a](#page-6-1), Z values are in linear relation with $q/2kT$ and a linear fitting process yields $\bar{\Phi}_{B0}$ and σ_0 from the analysis of intercept and slope, respectively. The value of σ_0 is found to be 0.18 which is about 14% of the obtained $\bar{\Phi}_{B0}$ value as 1.27 eV. In this approximation of the distribution of potentials, σ_0 is a measure of the barrier homogeneity. This analysis shows that the fabricated CZTSSe/Si diode has an interfacial layer with inhomogeneities having a GD of barrier heights [[43](#page-10-20)]. In GD model, the current flowing across the inhomogeneous barrier height is defined by the voltage dependent diode parameters. It is assumed that $\bar{\Phi}_{B0}$ with the standard deviation of σ_0 is linearly bias dependent with the coefficients ρ_2 and ρ_3 as given in the voltage dependent expression of *n*;

$$
\left(\frac{1}{n_{ap}} - 1\right) = -\rho_2 + \frac{q\rho_3}{2kT} \tag{9}
$$

Fig. 9 Plot of **a** Φ_{B0} vs. $q/2kT$, **b** $(n^{-1} - 1)$ vs. $q/2kT$, and **c** $\ln(I_0/T^2) - (q^2 \sigma_0^2)/(2k^2 T^2)$ vs. q/kT of the CZTSSe/n-Si structure

The temperature dependence of *n* was investigated by linear fitting of the relation given in Eq. [9.](#page-6-2) In addition, the linear relation found in Fig. [9](#page-6-1)b proves the voltage deformation of the GD of the barrier height in terms of calculated n values $[38]$ $[38]$ $[38]$. The voltage coefficients were calculated from the intercept and slope of the straight line as, $\rho_2 = 0.0187$ V and $\rho_3 = 0.3725$, respectively. By applying TE model, a theoretical *A*[∗] was assumed to be applicable for this type inhomogeneous barrier height diode. However, according to the GD of barrier height, TE should be applied with the modification on *A*[∗] to reach most reasonable results of I–V analysis. Then, by using Eq. 6 , modified A^* can be determined as;

$$
\left(\frac{I_0}{T^2}\right) - \left(\frac{q^2\sigma_s^2}{2k^2T^2}\right) = \ln\left(AA^*\right) - \frac{q\bar{\Phi}_{B0}}{kT}
$$
\n(10)

The modified Richardson plot using Eq. [10](#page-7-0) was given Fig. [9](#page-6-1)c. The $\bar{\Phi}_{B0}$ and A^* values were found as 1.28 eV and 120.46 A cm⁻² k⁻² from the slope and intercept of the $\ln(I_0/T^2) - (q^2\sigma_0^2)/(2k^2T^2)$ vs. q/kT plot, respectively. The results of Eqs. [8,](#page-6-4) [10](#page-7-0) were found to be very close values of $\bar{\Phi}_{B0}$ and although the inhomogeneity of the barrier height was discussed in I–V analysis, the modified Richardson constant values was comparable with the reported value given in literature [[28](#page-10-9)]. Moreover, the I–V characteristics for both dark and illuminated condition at room temperature are presented in Fig. [10a](#page-7-1). As observed from figure, CZTSSe device have low response to the illumination and parameters such as open circuit voltage (V_{OC}) and short circuit current (J_{SC}) values were determined as 50 mV and 0.9 mA cm^{-2} respectively. In addition, with the help of the obtained data from the temperature dependent I–V measurement, the interface states density (D_{it}) could be obtained at the junction of CZTSSe/n-Si diode. On the condition that ideality factor is greater than unity, it can be expressed as [[44](#page-10-21)],

$$
n(V) = 1 + \frac{\delta}{\varepsilon_i} \left[\frac{\varepsilon_s}{W_D} + qD_{ii}(V) \right]
$$
 (11)

where W_D is the width of space charge region, δ is the thickness of interfacial layer, ε_i and ε_s are the permittivity of insulator layer and semiconductor, respectively. $(W_D$ values can be calculated by using capacitance–voltage characteristic). Using Eq. 11 , D_{it} profile were obtained as a function of (E_c-E_{ss}) for various temperature values and it is given in Fig. [11.](#page-7-3) The energy interface states (E_{ss}) with respect to the top of conduction band at the surface of semiconductor is given as follows [\[24](#page-10-3), [25](#page-10-5)];

$$
E_c - E_{ss} = q(\phi_e - V) \tag{12}
$$

where ϕ _e is the effective barrier height which is assumed to be bias-dependent due to interface state effect. As shown in the Fig. [11,](#page-7-3) D_{it} values decrease with both increasing temperature and applied voltage.

Fig. 10 a Room temperature I–V characteristics and **b** J–V plot at the voltage range of 0 and 0.15 V under both dark and illuminattion for CZTSSe/n-Si heterojunction structure

Fig. 11 The graph of the density of interface states (D_i) vs. $(E_c - E_s)$. The inset shows the variation of D_{it} with respect to voltage and temperature

3.2.2 Capacitance–voltage (C–V) analysis

To investigate the interface states density (D_{it}) of this hetero-structure, frequency dependent (C–V) and the conductance–voltage (G/w–V) measurements were carried out at room temperature. C–V and G/w–V characteristics of the CZTSSe/Si heterostructure are presented in Fig. [12](#page-8-0)a, b, respectively. As seen from the figures, the change in the frequency strongly affects C–V and G/w–V profiles of the heterojunction. There is a decrease in both capacitance and conductance with the utilizing an AC signal to junction because of the switching of majority carriers between the majority carrier band of semiconductor and interface states. At low frequencies, interface states could follow the ac signal, which leads to extra capacitance or conductance [[42,](#page-10-19) [45\]](#page-10-22). Figures show that there are decreasing trends in C–V and G/w–V characteristics with increasing frequency. Additionally, a characteristic peak at the bias voltage of 0.15 V is shown as the frequency increases from 5 kHz to 1 MHz. This fluctuation could be defined in terms of the distribution of localized interface state density (D_{it}) [[45](#page-10-22)].

Fig. 12 a Capacitance–voltage and **b** conductance voltage characteristic in the frequency range of 5–1000 kHz for CZTSSe/n-Si structure

At high frequencies, on the other hand, these states could not follow the signal. To determine the interface state density, high-low frequency capacitance $(C_{HF}-C_{LF})$ and Hill–Coleman methods were used [[46](#page-10-23), [47](#page-10-24)]. The $C_{HF}-C_{LF}$ method postulates that the interface layer capacitance (C_i) is in a series connection with the parallel connection of the interface state capacitance (C_{it}) and the space charge capacitance (C_{∞}) . Interface state capacitance can be described as follows;

$$
C_{it} = \left(\frac{1}{C_{LF}} - \frac{1}{C_i}\right)^{-1} - C_{sc}
$$
 (13)

Surface states cannot respond to ac signal at high frequencies, and thus, total capacitance does not include these states. For this reason, equivalent capacitance is defined by the series connection of C_i and C_{sc} and given as,

$$
\frac{1}{C_{HF}} = \frac{1}{C_i} + \frac{1}{C_{sc}}\tag{14}
$$

Thus, the interface states density (D_{it}) at a given bias could be obtained by combining Eqs. (13) (13) (13) and (14) (14) ;

$$
qAD_{it} = C_{it} = \left[\left(\frac{1}{C_{LF}} - \frac{1}{C_i} \right)^{-1} \left(\frac{1}{C_{HF}} - \frac{1}{C_i} \right)^{-1} \right] \tag{15}
$$

where A is the active diode area, C_{HF} and C_{LF} are the measured highest frequency capacitance (1 MHz) and lowest frequency capacitance (5 kHz), respectively. The distribution of the interface state density D_{it} of for CZTSSe/Si heterostructure is given in Fig. [13a](#page-9-19). It can be seen that the value of D_{it} has a peak around 0.15 V. This peak could be related with the extra capacitance peak in the C–V characteristic discussed above. In addition, Hill–Coleman method was applied to explain the behavior of D_{it} more explicitly and D_{it} was expressed as [[48](#page-10-25)];

$$
D_{it} = \left(\frac{2}{qA}\right) \frac{\left(G_m/w\right)_{\text{max}}}{\left[\left(G_m/w\right)_{\text{max}}/C_i\right]^2 + \left(1 - C_m/C_i\right)^2} \tag{16}
$$

Figure [13](#page-9-19)b shows the frequency dependent Dit profile of CZTSSe/Si heterostructure calculated by the Hill–Coleman method. As seen from the figure, D_{it} values have a decreasing trend with the increasing frequency. The decreasing of the Dit values at higher frequencies shows that these states are not able to follow ac signal at high frequencies. Thus, it is seen that the interface state density values determined by two different methods are approximately the same order. Besides, these values are close to the values of D_{it} calculated with the temperature dependent I–V measurement.

Fig. 13 Density of interface states profiles obtained from **a** $C_{HF}-C_{LF}$ capacitance method and **b** Hill–Coleman method

4 Conclusion

In summary, material characterization of deposited films were determined by using the samples deposited on glass substrates. The films deposited on SLG substrates were indicated Cu poor, Sn rich compositions and they were in polycrystalline nature along with (112) preferred orientation direction. However, from XRD and Raman measurements, secondary phases were also detected. Deposited CZTSSe thin films showed direct optical transition with 1.46 eV band gap energy and p-type semiconductor behavior. From the dark current–voltage characteristics in wide temperature range, main diode parameters were calculated by thermionic emission model and the results revealed the decreasing barrier height and the increasing ideality factor behavior with decreasing temperature, which could be the results of the barrier height inhomogeneity at the interface. Thus, the inhomogeneity at the interface was explained by Gaussian distribution of barrier heights. Under this approximation, mean barrier height height ($\bar{\Phi}_{B0}$) and standard deviation (σ_0) at zero bias were found to be 1.27 eV and 0.18 V,

respectively. By means of modified Richardson plot, Richardson constant was calculated as 120.46 A cm⁻² k⁻² which was close to theoretical value known for n-Si. Effects of the illumination on the device was characterized by I–V measurement under AM 1.5 condition, and from illuminated I–V curve, V_{OC} and J_{SC} values were calculated as 50 mV and 0.9 mA cm−2, respectively. In addition, using frequency dependent capacitance–voltage characteristics CZTSSe/Si structure, the density of interface state profiles were obtained by means of high-low frequency capacitance and Hill–Coleman methods.

References

- 1. X. Liu, Y. Feng, H. Cui, F. Liu, X. Hao, G. Conibeer, D.B. Mitzi, M. Green, Prog. Photovoltaics Res. Appl. **24**, 879 (2016)
- 2. Z. Shi, D. Attygalle, A.H. Jayatissa, J. Mater. Sci. Mater. Electron. **28**, 2290 (2017)
- 3. Y. Li, T. Yuan, L. Jiang, F. Liu, Y. Liu, Y. Lai, J. Mater. Sci. Mater. Electron. **26**, 204 (2015)
- 4. H. Zhao, C. Persson, Thin Solid Films **519**, 7508 (2011)
- 5. D.H. Son, D.H. Kim, S.N. Park, K.J. Yang, D. Nam, H. Cheong, J.K. Kang, Chem. Mater. **27**, 5180 (2015)
- 6. B. Shin, O. Gunawan, Y. Zhu, N.A. Bojarczuk, S.J. Chey, S. Guha, Prog. Photovoltaics Res. Appl. **21**, 72 (2013)
- 7. A. Fairbrother, E. García-Hemme, V. Izquierdo-Roca, X. Fontané, F.A. Pulgarín-Agudelo, O. Vigil-Galán, A. Pérez-Rodríguez, E. Saucedo, J. Am. Chem. Soc. **134**, 8018 (2012)
- 8. Y.B. Kishore Kumar, G.S. Babu, P.U. Bhaskar, V.S. Raja, Sol. Energy Mater. Sol. Cells **93**, 1230 (2009)
- 9. K. Tanaka, M. Oonuki, N. Moritake, H. Uchiki, Sol. Energy Mater. Sol. Cells **93**, 583 (2009)
- 10. I. Repins, C. Beall, N. Vora, C. DeHart, D. Kuciauskas, P. Dippo, B. To, J. Mann, W.-C. Hsu, A. Goodrich, R. Noufi, Sol. Energy Mater. Sol. Cells **101**, 154 (2012)
- 11. W. Wang, M.T. Winkler, O. Gunawan, T. Gokmen, T.K. Todorov, Y. Zhu, D.B. Mitzi, Adv. Energy Mater. **4**, 1 (2014)
- 12. X. Yin, C. Tang, L. Sun, Z. Shen, H. Gong, Chem. Mater. **26**, 2005 (2014)
- 13. C.M. Fella, A.R. Uhl, C. Hammond, I. Hermans, Y.E. Romanyuk, A.N. Tiwari, J. Alloys Compd. **567**, 102 (2013)
- 14. J. Márquez-Prieto, M.V. Yakushev, I. Forbes, J. Krustok, P.R. Edwards, V.D. Zhivulko, O.M. Borodavchenko, A.V. Mudryi, M. Dimitrievska, V. Izquerdo-Roca, N.M. Pearsall, R.W. Martin, Sol. Energy Mater. Sol. Cells **152**, 42 (2016)
- 15. P. Salomé, J. Malaquias, P. Fernandes, M. Ferreira, A. da Cunha, J. Leit, J. Gonzá lez, F. Matinaga, Sol. Energy Mater. Sol. Cells **101**, 147 (2012)
- 16. S. Ranjbar, M.R. Rajesh Menon, P.A. Fernandes, A.F. Da Cunha, Thin Solid Films **582**, 188 (2015)
- 17. M. Grossberg, J. Krustok, J. Raudoja, K. Timmo, M. Altosaar, T. Raadik, Thin Solid Films **519**, 7403 (2011)
- 18. A. Fairbrother, X. Fontané, V. Izquierdo-Roca, M. Placidi, D. Sylla, M. Espindola-Rodriguez, S. López-Mariño, F.A. Pulgarín, O. Vigil-Galán, A. Pérez-Rodríguez, E. Saucedo, Prog. Photovoltaics Res. Appl. **22**, 479 (2014)
- 19. K. Muska, M. Kauk-Kuusik, M. Grossberg, M. Altosaar, M. Pilvet, T. Varema, K. Timmo, O. Volobujeva, A. Mere, Thin Solid Films **535**, 35 (2013)
- 20. G.S. Babu, Y.K. Kumar, P.U. Bhaskar, S.R. Vanjari, Sol. Energy Mater. Sol. Cells **94**, 221 (2010)
- 21. N.M. Shinde, D.P. Dubal, D.S. Dhawale, C.D. Lokhande, J.H. Kim, J.H. Moon, Mater. Res. Bull. **47**, 302 (2012)
- 22. K. Yılmaz, M. Parlak, Ç Erçelebi, Semicond. Sci. Technol. **22**, 1268 (2007)
- 23. J. Martínez-Pastor, A. Segura, J.L. Valdés, A. Chevy, J. Appl. Phys. **62**, 1477 (1987)
- 24. S.M. Sze, K.K. Ng, *Semiconductor Devices: Physics and Technology* (2006)
- 25. D.K. Schroder, *Semiconductor Material and Device Characterization: Third Edition* (2005)
- 26. E.H. Rhoderick, R.H. Williams, *Metal-Semiconductor Contacts* (Clarendon Press, 1988)
- 27. B.L. Sharma, *Metal-Semiconductor Schottky Barrier Junctions and Their Applications* (1984)
- 28. G. Ersöz, İ Yücedağ, S. Bayrakdar, Ş Altındal, A. Gümüş, J. Mater. Sci. Mater. Electron. **28**, 6413 (2017)
- 29. D.E. Yıldız, Ş Altındal, H. Kanbur, J. Appl. Phys. **103**, 124502 (2008)
- 30. A. Kocyigit, I. Orak, Z. Çaldıran, A. Turut, J. Mater. Sci. Mater. Electron. **0**, (2017)
- 31. R.T. Tung, Phys. Rev. B **45**, 13509 (1992)
- 32. R.T. Tung, Mater. Sci. Eng. R. Rep. **35**, 1 (2001)
- 33. J.H. Werner, H.H. Güttler, J. Appl. Phys. **69**, 1522 (1991)
- 34. J.M. Andrews, M.P. Lepselter, Solid State Electron. **13**, 1011 (1970)
- 35. C. Bozkaplan, A. Tombak, M.F. Genişel, Y.S. Ocak, K. Akkilic, Mater. Sci. Semicond. Process **58**, 34 (2017)
- 36. K. Moraki, S. Bengi, S. Zeyrek, M.M. Bülbül, Ş Altındal, J. Mater. Sci. Mater. Electron. **28**, 3987 (2017)
- 37. W. Mönch, J. Vac. Sci. Technol. B Microelectron. Nanom. Struct. **17**, 1867 (1999)
- 38. H. Tecimer, Ş Altındal, S. Aksu, Y. Atasoy, E. Bacaksız, J. Mater. Sci. Mater. Electron. **28**, 7501 (2017)
- 39. S. Chand, J. Kumar, Semicond. Sci. Technol. **10**, 1680 (1995)
- 40. R.F. Schmitsdorf, T.U. Kampen, W. Mönch, J. Vac. Sci. Technol. B Microelectron. Nanom. Struct. **15**, 1221 (1997)
- 41. R.T. Tung, Appl. Phys. Lett. **58**, 2821 (1991)
- 42. H.H. Güllü, Ö Bayraklı, D.E. Yildiz, M. Parlak, J. Mater. Sci. Mater. Electron. 1 (2017)
- 43. S.S. Naik, V.R. Reddy, Superlattices Microstruct. **48**, 330 (2010)
- 44. A. Tataroğlu, Ş Altındal, J. Alloys Compd. **484**, 405 (2009)
- 45. G. Ersöz, I. Yücedag, Y.A. Kalandaragh, I. Orak, Ş Altındal, IEEE Trans. Electron. Devices **63**, 2948 (2016)
- 46. A. Tataroǧlu, Ş Altindal, Microelectron. Eng. **85**, 2256 (2008)
- 47. W.A. Hill, C. Coleman, Solid. State. Electron. **23**, 987 (1980)
- 48. F. Yakuphanoglu, Sol. Energy **85**, 2518 (2011)